

Figure 17.12 | Example 17.5.

Solution

1. Output voltage = 100 mV as the voltage gain is unity.
2. Bandwidth = Unity gain cross-over frequency = 1 MHz.
3. Load current = $(99.5 \times 10^{-3})/10 = 9.95$ mA.
4. Therefore, closed-loop output impedance = $(100 \times 10^{-3} - 99.5 \times 10^{-3}) / (9.95 \times 10^{-3}) = (0.5 \times 10^{-3}) / (9.95 \times 10^{-3}) = 0.05 \Omega$.

17.4 Summing Amplifier

Summing amplifier produces an output that is equal to the sum of input signals multiplied by their corresponding voltage gain values. In the case of voltage gain being unity for all input signals, the circuit becomes an adder circuit. Again, there are inverting and non-inverting varieties of summing amplifiers. In the case of voltage gain being unity, these behave as inverting and non-inverting adder circuits.

Figure 17.13 shows circuit diagram of three input inverting-type summing amplifier. The expression for output voltage is derived as follows.

$$I_1 = \frac{V_1}{R_1}, \quad I_2 = \frac{V_2}{R_2}, \quad I_3 = \frac{V_3}{R_3}$$

$$I = I_1 + I_2 + I_3 = \frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3}$$

Also

$$I = -\frac{V_o}{R_4}$$




Figure 17.13 | Inverting-type summing amplifier.

Therefore

$$-\frac{V_o}{R_4} = \left(\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \right) \Rightarrow V_o = - \left[\left(\frac{R_4}{R_1} \right) V_1 + \left(\frac{R_4}{R_2} \right) V_2 + \left(\frac{R_4}{R_3} \right) V_3 \right] \quad (17.16)$$

If $R_1 = R_2 = R_3 = R_4 = R$, then

$$V_o = -(V_1 + V_2 + V_3) \quad (17.17)$$

A non-inverting summing amplifier can be constructed from its inverting counterpart by cascading it with a unity gain inverting amplifier. The complete circuit is shown in Figure 17.14. If the values of resistors R_1 , R_2 , R_3 and R_4 are equal and values of resistors R_6 and R_7 are also equal, then the circuit in Figure 17.14 behaves as a non-inverting adder.

Assuming $R_1 = R_2 = R_3 = R_4 = R$ and $R_6 = R_7 = R'$, we have

$$V_{o1} = -(V_1 + V_2 + V_3) \quad (17.18)$$

$$V_{o2} = -V_{o1} = V_1 + V_2 + V_3 \quad (17.19)$$

An alternative non-inverting adder circuit, where the summing has been done at the non-inverting input, is shown in Figure 17.15. The given circuit behaves like a non-inverting amplifier with a gain of 1 to both the inputs as is evident from the following discussion.

In the case of circuit shown in Figure 17.15, with only V_1 present and V_2 grounded, voltage V_1' at non-inverting input is given by

$$V_1' = V_1 \times \left[\frac{(R/2)}{\{R + (R/2)\}} \right] = V_1/3 \quad (17.20)$$




Figure 17.14 | Non-inverting type summing amplifier.




Figure 17.15 | Non-inverting adder with single opamp.

This voltage gets amplified by a gain factor $(1 + 2R/R) = 3$ to produce V_1 at the output. Similarly, with V_1 grounded, V_2 also appears as V_2 at the output. When both inputs V_1 and V_2 are simultaneously present, output is $V_1 + V_2$, that is,

$$V_o = V_1 + V_2 \quad (17.21)$$

If the adder circuit of Figure 17.15 were to be used for adding n inputs, the feedback resistor value would be equal to nR .

17.5 Difference Amplifier

Difference amplifier produces an output that is equal to the difference of the two input signals multiplied by their corresponding voltage gain values. In the case of voltage gain being unity for the two input signals, the circuit becomes a subtractor circuit. Figure 17.16 shows the generalized form of a difference amplifier. Expression for the output is derived as follows.

With V_1 grounded, output V_{o2} due to V_2 alone is given by

$$V_{o2} = V_2 \times \left(\frac{R_4}{R_3 + R_4} \right) \times \left(1 + \frac{R_2}{R_1} \right) \quad (17.22)$$

With V_2 grounded, output V_{o1} due to V_1 alone is given by

$$V_{o1} = -V_1 \times \left(\frac{R_2}{R_1} \right) \quad (17.23)$$

When both inputs are present simultaneously, the output is equal to algebraic sum of the two. That is,

$$V_o = V_{o1} + V_{o2} = V_2 \times \left(\frac{R_4}{R_3 + R_4} \right) \times \left(1 + \frac{R_2}{R_1} \right) - V_1 \times \left(\frac{R_2}{R_1} \right) \quad (17.24)$$

For $R_1 = R_2 = R_3 = R_4 = R$, we get

$$V_{o1} = -V_1 \text{ and } V_{o2} = V_2$$

This gives

$$V_o = V_2 - V_1 \quad (17.25)$$

Figure 17.17 shows an alternative configuration for designing a subtractor circuit. With V_2 grounded, V_1 appears as $-V_1$ at the output of first opamp and as V_1 at the output of the second opamp. With V_1 grounded, V_2 appears as $-V_2$ at the output. When both inputs are simultaneously present, output is equal to $V_1 - V_2$.




Figure 17.16 | Difference amplifier.




Figure 17.17 | Alternative form of subtractor circuit.

17.6 Averager

An averager circuit produces an output that is equal to the average of the amplitudes of the applied input signals. Figure 17.18 shows the generalized form of an inverting averager circuit for n inputs. The circuit configuration is similar to that of an inverting-type summing amplifier. The circuit functions as follows. With only one input present at a time and all other inputs grounded, the gain value is $-1/n$. That is, each input is multiplied by a gain value equal to $-1/n$. When all the inputs are present simultaneously, the output is given by

$$V_o = -\left[\left(\frac{V_1}{n}\right) + \left(\frac{V_2}{n}\right) + \left(\frac{V_3}{n}\right) + \dots + \left(\frac{V_n}{n}\right)\right] \quad (17.26)$$

$$V_o = -\left(\frac{V_1 + V_2 + V_3 + \dots + V_n}{n}\right) \quad (17.27)$$

A non-inverting averager may be built by connecting a unity gain inverting amplifier at the output of the circuit shown in Figure 17.18.




Figure 17.18 | Inverting-type averager circuit.

EXAMPLE 17.6

Refer to the summing amplifier circuit of Figure 17.19. Derive the expression for output V_o .




Figure 17.19 | Example 17.6.

Solution

- Let us assume that V_{o1} , V_{o2} , V_{o3} and V_{o4} are the outputs, respectively, for V_1 , V_2 , V_3 and V_4 present one at a time with other inputs grounded.
- With only V_1 present and all other inputs grounded, output $V_{o1} = -V_1$.

3. With only V_2 present and all other inputs grounded, output $V_{o2} = -V_2$.
4. With only V_3 present and all other inputs grounded, voltage appearing at non-inverting input is given by $(V_3 \times R/2)/[R + (R/2)] = V_3/3$. This gives output $V_{o3} = V_3/3 \times [1 + R/(R/2)] = V_3/3 \times 3 = V_3$.
5. Similarly, with only V_4 present and all other inputs grounded, output $V_{o4} = V_4$.
6. When all inputs are present simultaneously, output V_o equals algebraic sum of V_{o1} , V_{o2} , V_{o3} and V_{o4} .
7. That is, $V_o = V_3 + V_4 - V_2 - V_1$.

EXAMPLE 17.7

Refer to the summing amplifier circuit of Figure 17.20. Derive the expression for the output V_o .




Figure 17.20 | Example 17.7.

Solution

1. Let us assume that V_{o1} , V_{o2} , V_{o3} and V_{o4} are the outputs, respectively, for only V_1 , V_2 , V_3 and V_4 present one at a time with other inputs grounded.
2. $V_{o4} = -V_4 \times R/R = -V_4$.
3. $V_{o3} = -V_3 \times R/2R = -V_3/2$.
4. $V_{o2} = -V_2 \times R/4R = -V_2/4$.
5. $V_{o1} = -V_1 \times R/8R = -V_1/8$.
6. With all inputs present simultaneously, $V_o = -[V_4 + V_3/2 + V_2/4 + V_1/8]$.

17.7 Integrator

An integrator circuit is the one that produces an output proportional to the integral of the input. Figure 17.21 shows the circuit diagram of the basic opamp-based integrator. Since non-inverting input terminal has been grounded, R - C junction is also at ground potential due to virtual earth phenomenon in opamps. Thus, the voltage V_o effectively is the voltage across the capacitor C .

Assuming the opamp to be ideal, due to infinite impedance at the input terminals of the opamp, current flowing through resistor R flows through capacitor C too.

$$I = \frac{V_i}{R} = -\frac{C dV_o}{dt}$$

so that,

$$V_o = -\frac{1}{RC} \int V_i dt = K \int V_i dt$$




Figure 17.21 | Basic integrator.




Figure 17.22 | Summing integrator.

Thus

$$V_o = K \int V_i dt \quad (17.28)$$

where $K = -1/RC$.

The basic integrator circuit suffers from DC instability problems. The circuit offers a very high gain to DC which means that even in the absence of any input, small input offset voltage might cause the output to go to positive or negative saturation. This problem can be overcome by connecting a relatively large value resistor across C . This resistor limits the DC gain to a lower value and it may be chosen to be 10 times the input resistor R . Non-inverting integrator may be built by connecting a unity gain inverting amplifier at the output of inverting integrator circuit of Figure 17.21.

Figure 17.22 shows another variation of the integrator circuit. The circuit produces an output proportional to sum of integrals of multiple inputs. That is

$$V_o = K \left(\int V_1 dt + \int V_2 dt + \int V_3 dt \right) \quad (17.29)$$

where $K = -1/RC$.

17.8 Differentiator

A differentiator circuit is the one that produces an output proportional to the differential of the input. Figure 17.23 shows the circuit diagram of the basic opamp-based differentiator. Since non-inverting input terminal has been grounded, R - C junction is also at ground potential due to virtual earth phenomenon in opamps. Thus, the voltage V_o effectively is the voltage across resistor R .

Assuming the opamp to be ideal, due to infinite impedance at the input terminals of the opamp, current flowing through resistance R flows through capacitor C too.

$$I = C \frac{dV_i}{dt} = -\frac{V_o}{R}$$




Figure 17.23 | Basic differentiator.

so that

$$V_o = -RC \frac{dV_i}{dt} \quad (17.30)$$

$$V_o = K \frac{dV_i}{dt}$$

where $K = -RC$. For $RC = 1$,

$$V_o = -\frac{dV_i}{dt}$$

Basic differentiator circuit has a tendency to go to oscillations at relatively higher frequencies. The problem can be overcome by connecting a resistor in series with the input capacitor. The resistor limits the gain at higher frequencies. The value of this resistor may be chosen to be in the range of one-tenth to one-hundredth of the feedback resistor. Non-inverting integrator may be built by connecting a unity gain inverting amplifier at the output of inverting differentiator circuit of Figure 17.23.

Figure 17.24 shows the schematic arrangement of a summing differentiator. Expression for output is derived as follows.

$$I_1 = C \frac{dV_1}{dt}, \quad I_2 = C \frac{dV_2}{dt}, \quad I_3 = C \frac{dV_3}{dt}$$

$$I = I_1 + I_2 + I_3 = C \left[\frac{dV_1}{dt} + \frac{dV_2}{dt} + \frac{dV_3}{dt} \right]$$

The current flowing towards inverting input terminal of the opamp is zero. This gives current through $R = I = (-V_o/R)$. This implies

$$-\frac{V_o}{R} = C \left[\frac{dV_1}{dt} + \frac{dV_2}{dt} + \frac{dV_3}{dt} \right] \quad (17.31)$$

$$V_o = -RC \left[\frac{dV_1}{dt} + \frac{dV_2}{dt} + \frac{dV_3}{dt} \right]$$




Figure 17.24 | Summing differentiator.

EXAMPLE 17.8



It is required to design an opamp-based circuit that generates an output $V_o = (\sin t - \cos t)$ from the available inputs $V_1 = \sin t$ and $V_2 = \cos t$. Design the circuit using (a) integrator configuration and (b) differentiator configuration.

Solution**1. Integrator configuration**

- Summing integrator fed at its input by V_1 and V_2 and a unity gain inverting amplifier configuration connected at its output serves the purpose. Figure 17.25 shows the circuit diagram.
- V_o' at the output of first opamp is given by $V_o' = -\int(V_1 + V_2)dt$ provided that $R_1C = 1$ s.
- Final output V_o is given by $-\int[-\int(V_1 + V_2)dt] = \int(V_1 + V_2)dt = \int(\sin t + \cos t)dt = \sin t - \cos t$.
- If R_1 is chosen to be equal to $10 \text{ k}\Omega$, then for $R_1C = 1$ s, $C = 100 \text{ }\mu\text{F}$.
- R_2 may be taken as 10 times the value of R_1 . That is, $R_2 = 100 \text{ k}\Omega$.

2. Differentiator configuration

- Figure 17.26 shows the opamp-based differentiator circuit to implement the intended function.
- $V_o = -\frac{d(V_1 + V_2)}{dt}$ provided that $R_1C = 1$ s.
- $V_o = -\frac{d(\sin t + \cos t)}{dt} = \sin t - \cos t$.
- If R_1 is chosen to be equal to $10 \text{ k}\Omega$, then for $R_1C = 1$ s, $C = 100 \text{ }\mu\text{F}$.
- R_2 may be chosen to be equal to $0.01 \times R_1$. That is $R_2 = 100 \text{ }\Omega$.

**Figure 17.25** | Integrator solution for Example 17.8.**Figure 17.26** | Differentiator solution for Example 17.8.




Figure 17.27 | Half-wave rectifier.

17.9 Rectifier Circuits

Conventional rectifier circuits do not produce an ideal rectified waveform at the output due to forward-biased voltage drop across the diode, which is 0.7 V in the case of silicon diodes. This problem is overcome in opamp-based rectifier circuits. Figure 17.27 shows the generalized half-wave rectifier circuit built around an opamp. The circuit functions as follows. Owing to non-inverting input of the opamp being at ground potential, during positive half cycles, diode (D_1) is forward-biased and the diode (D_2) is reverse-biased. The positive half cycles appear as negative half cycles due to phase inversion. Similarly, during negative half cycles, diode (D_1) is reverse-biased and diode (D_2) is forward-biased with the result that negative half cycles appear as positive half cycles again due to phase inversion. Remember that the moment input increases by a few milli-volts either in positive or in negative direction, the output tends to go to negative or positive saturation, respectively. It is therefore not necessary for the input to exceed the diode drop to produce the output. However, maximum values of peak positive output and peak negative output are $(V_{SAT} - 0.7)$ and $(-V_{SAT} + 0.7)$, respectively.

The two half-wave rectified outputs can be summed up in another opamp stage to get a full-wave rectified output as shown in Figure 17.28.

Figure 17.29 shows an alternative circuit arrangement for building a full-wave rectifier. During positive half cycle of the input signal, the diode is reverse-biased and therefore the feedback resistor is disconnected from the output of the opamp. The positive half cycles appear as such at the output. During negative half cycles, the diode is forward-biased. The negative half cycles get inverted and again appear as positive half cycles. Thus the output is a full-wave rectified signal.




Figure 17.28 | Full-wave rectifier.




Figure 17.29 | Full-wave rectifier – alternative arrangement.

17.10 Clipper Circuits

Figure 17.30(a) shows a positive clipper circuit, a clipper circuit that clips positive half cycles above a certain reference voltage. The circuit functions as follows. During positive half cycles, for input voltages less than or equal to reference voltage (V_{REF}), the opamp output goes to positive saturation and diode (D_1) is reverse-biased with the result that the input appears as such at the output. The situation is the same during negative half cycles. When the input voltage exceeds the reference voltage (V_{REF}), the opamp output tends to go to negative saturation and the diode gets forward-biased. The output gets shorted to inverting input and the output is clamped to V_{REF} . The input and output waveforms are shown in Figure 17.30(b). If the polarity of the reference voltage is reversed in the clipper circuit of Figure 17.30(a), the clipping occurs below zero voltage as shown in Figure 17.30(b).

Figure 17.31(a) shows a negative clipper circuit. The circuit functions as follows. During positive half cycles and also for input voltages less negative or equal to $-V_{REF}$, diode D_1 is reverse-biased. The input appears as such at the output. For input voltages more negative than $-V_{REF}$, diode D_1 is forward-biased and the output gets clamped at the reference voltage. The input and output waveforms are shown in




Figure 17.30 | Positive clipper circuit and relevant waveforms.




Figure 17.31 | Negative clipper circuit.

Figure 17.31(b). When the polarity of the reference voltage is reversed, clipping occurs above zero voltage. The output waveform in this case is also shown in Figure 17.31(b).

17.11 Clamper Circuits

Figure 17.32 shows the positive clamper circuit that clamps the negative peaks to zero. The circuit operates as follows. During the first negative half cycle, diode D_1 gets forward-biased and capacitor C charges through resistance R and the forward-biased diode to the peak of the negative half cycle voltage. During the positive cycle, the diode gets reverse-biased. There is no rapid discharge path for the capacitor and in this case, the output equals the input voltage plus the voltage across the capacitor. The negative peaks are thus clamped to zero voltage. If a reference voltage (V_{REF}), positive or negative, is applied to the non-inverting input terminal, the negative peaks are clamped at V_{REF} instead of zero. Figure 17.33 shows the negative clamper circuit that clamps positive peaks to zero.

The conventional clamper circuit cannot function as a clamper if the peak input signal is less than 0.7 V. The opamp-based clamper circuit has no such limitation. It functions as if the diode were ideal. This implies that the circuit can be used to clamp even milli-volt signals.




Figure 17.32 | Positive clamper circuit.




Figure 17.33 | Negative clamper circuit.

17.12 Peak Detector Circuit

Peak detector circuit produces a voltage at the output equal to peak amplitude (positive or negative) of the input signal. Figure 17.34 shows a positive peak detector circuit. As we can see, it is essentially a clipper circuit with a parallel resistor–capacitor connected at its output. The clipper here reproduces the positive half cycles. During this period, the diode D_1 is forward-biased. The capacitor rapidly charges to the positive peak from the output of the opamp through the ON resistance of the forward-biased diode. As the input starts decreasing beyond the peak, the diode gets reverse-biased, thus isolating the capacitor from the output of the opamp. The capacitor can now discharge only through the resistor (R) connected across it. The value of the resistor is much larger than the forward-biased diode's ON resistance. The purpose of this resistor is to allow a discharge path so that the output can respond to changing amplitudes of the signal peaks, decreasing amplitudes of the signal peaks to be more precise. The buffer circuit connected ahead of the capacitor prevents any discharge of the capacitor due to loading effects of the following circuit. The circuit can be made to respond to the negative peaks by reversing the polarity of the diode. Rest of the circuit is the same as in Figure 17.34.

The parallel R - C circuit time constant is typically 100 times the time period corresponding to the minimum frequency of operation. The R - C time constant also controls the response time. The response time is nothing but the time needed to respond to a decreasing peak amplitude of the input signal. Surely,




Figure 17.34 | Peak detector circuit.

a large time constant would make the response more sluggish. An attempt to reduce the time constant to improve the response time increases the output ripple. The chosen time constant is a compromise of the two conflicting requirements. Slew rate is the primary specification that needs to be looked into while choosing the right opamp for the clipper portion. The desired slew rate is such that the slew rate limited frequency, which is a function of peak-to-peak output swing and the slew rate, is at least equal to the highest frequency of operation. The peak-to-peak voltage swing at the output of the opamp is equal to $V_{pk} - (-V_{SAT}) = (V_{pk} + V_{SAT})$. Here V_{pk} is the maximum peak amplitude of the input signal and $-V_{SAT}$ is the maximum negative output voltage of the opamp.

17.13 Absolute Value Circuit

Figure 17.35 shows one possible opamp configuration that produces at its output a voltage equal to the absolute value of the input voltage. The circuit shown is a dual half-wave rectifier circuit discussed earlier followed by a difference amplifier. The circuit functions as follows.

When the applied input is of positive polarity (say $+V$), diode D_1 is forward-biased and diode D_2 is reverse-biased. The circuit reduces to what is shown in Figure 17.36. Simple mathematics shows that output (V_o) in this case is equal to $+V$. When the applied input is of negative polarity (say $-V$), diode D_1 is reverse-biased and diode D_2 is forward-biased. The equivalent circuit in this case is shown in Figure 17.37. By applying Kirchhoff's current law (KCL) at the inverting terminal of the first opamp, we can determine voltage (V_x) to be equal to $(2/3)V$. Also, V_x is related to V_o by $V_x = (2/3)V_o$. This implies that $V_o = V$. Thus the output always equals the absolute value of the input signal.




Figure 17.35 | Absolute value circuit.




Figure 17.36 | Equivalent absolute value circuit with positive input.




Figure 17.37 | Equivalent absolute value circuit for negative input.

17.14 Comparator

A comparator circuit is a two-input, one-output building block that produces a high or low output depending upon the relative magnitudes of the two inputs. An opamp can be very conveniently used as a comparator when used without negative feedback. Because of very large value of open-loop voltage gain, it produces either positively saturated or negatively saturated output voltage depending upon whether the amplitude of the voltage applied at the non-inverting input terminal is more or less positive than the voltage applied at the inverting input terminal.

One of the inputs of the comparator is generally applied a reference voltage and the other input is fed with the input voltage that needs to be compared with the reference voltage. In a special case where the reference voltage is zero, the circuit is referred to as zero-crossing detector. Figure 17.38 shows the basic circuit arrangement of a non-inverting type of zero-crossing detector along with its transfer characteristics. It is called a non-inverting zero-crossing detector because an input more positive than zero leads to a positively saturated output voltage. Diodes D_1 and D_2 connected at the input are to protect the sensitive input circuits inside the opamp from excessively large input voltages. Some opamps are specially designed and optimized for use as comparators. These devices have in-built protection diodes and therefore do not require external diode clamps to be connected across the input terminals. R is the current-limiting resistor.

Figure 17.39 shows the inverting type of zero-crossing detector along with its transfer characteristics. In this case, input voltage slightly more positive than zero produces a negatively saturated output voltage. One




Figure 17.38 | Non-inverting zero-crossing detector.




Figure 17.39 | Inverting zero-crossing detector.




Figure 17.40 | Waveforms of (a) non-inverting zero-crossing detector; (b) inverting zero-crossing detector.

common application of zero-crossing detector is to convert sine wave signal to a square wave signal. Figures 17.40(a) and (b) respectively show relevant waveforms for non-inverting and inverting type of zero-crossing detector circuits.

In the generalized case, reference voltage may be a positive or a negative voltage. Figure 17.41 shows the circuit diagram of non-inverting comparator for a positive reference voltage. V_{REF} in this case is given by $+V_{CC} \times [R_2 / (R_1 + R_2)]$. Figure 17.42 shows the circuit diagram of non-inverting comparator for a negative reference voltage. Reference voltage V_{REF} is given by $-V_{CC} \times [R_2 / (R_1 + R_2)]$.

Inverting-type voltage comparators can similarly be built for positive and negative reference voltages.




Figure 17.41 | Non-inverting comparator with positive reference.




Figure 17.42 | Non-inverting comparator with negative reference.




Figure 17.43 Basic circuit schematic arrangement of opamp comparator.

Opamp Comparator

In the preceding paragraphs, we have discussed use of general-purpose opamps as voltage comparators. As outlined earlier, there are opamps that are particularly designed and optimized for use as comparators. General-purpose opamp when used as a comparator suffers from slew rate limitation. Relatively lower slew rate forces the transition time from one state to the other to be prohibitively large. Though this problem can be overcome by using a high-speed opamp with a higher slew rate specification, a better design approach to overcoming this limitation is by eliminating the compensation capacitor. It may be mentioned here that comparator works as a non-linear circuit element and therefore elimination of compensation capacitor has no derogatory effect on the performance. With compensation capacitor removed, the only capacitance remaining is the stray capacitance across the output. Thus, slew rates can be very high.

Another important parameter of a comparator is its ability to operate from a single supply and interface conveniently with popular logic families. Input circuit of opamp comparator is tailored to meet these two requirements. Figure 17.43 shows the simplified schematic diagram of opamp comparator. As seen in the figure, the output has an open-collector output stage. For the output stage to work properly, the output terminal needs to be connected to the positive supply voltage through an external resistor called pull-up resistor. It is called pull-up resistor as it pulls the output voltage to the supply voltage when the output transistor Q_5 (in Figure 17.43) is in cut-off state. Not all comparators have an open-collector output stage. In fact, pull-up resistor slows down the response time of the comparator. There are opamp comparators with active pull-up output stage that are capable of producing relatively much faster switching times. These comparators need dual power supplies.

Comparator with Hysteresis

When the input signal applied to the comparator contains noise, transitions at the output around the trip point tend to become highly erratic. Instead of being smooth from one state to the other, transition around the trip point is a cluster of pulses with randomly varying pulse width. The problem becomes particularly severe if the input signal were changing slowly. This phenomenon is demonstrated in Figure 17.44.

Figure 17.45(a) shows the circuit schematic of an inverting comparator with hysteresis along with its transfer characteristics. The circuit functions as follows. Let us assume that the output is in positive




Figure 17.44 Erratic transitions caused by noisy input signal: (a) Ideal input signal; (b) noisy input signal.




Figure 17.45 (a) Inverting comparator with hysteresis; (b) non-inverting comparator with hysteresis.

saturation ($+V_{SAT}$). Voltage at non-inverting input in this case is $V_{SAT} \times R_1 / (R_1 + R_2)$. Due to this small positive voltage at the non-inverting input, the output is reinforced to stay in positive saturation. Now, the input signal needs to be more positive than this voltage for the output to go to negative saturation. Once the output goes to negative saturation ($-V_{SAT}$), voltage fed back to non-inverting input becomes $-V_{SAT} \times R_1 / (R_1 + R_2)$. A negative voltage at the non-inverting input reinforces the output to stay in negative saturation. The input signal amplitude needs to become more negative than this for the output to go to positive saturation. In this manner, the circuit offers a hysteresis of $2V_{SAT} \times R_1 / (R_1 + R_2)$.

Non-inverting comparator with hysteresis can be built by applying the input signal to the non-inverting input as shown in Figure 17.45(b). Operation of the circuit can be explained on lines similar to that of its inverting counterpart. Upper and lower trip points are, respectively, given by $+V_{SAT} \times R_1 / R_2$ and $-V_{SAT} \times R_1 / R_2$. Hysteresis in this case is equal to $2V_{SAT} \times R_1 / R_2$.




Figure 17.46 | Window comparator.




Figure 17.47 | Transfer characteristics of window comparator.

Window Comparator

In the case of a conventional comparator, the output changes state when the input voltage goes above or below the preset reference voltage. In a window comparator, there are two reference voltages called the lower and the upper trip points. Output is in one state when the input is inside the window created by the lower and upper trip points and in the other state when it is outside the window. Figure 17.46 shows the basic circuit diagram of one such window comparator. The circuit functions as follows. When the input voltage is less than the voltage reference corresponding to the lower trip point (LTP), output of opamp A_1 is at $+V_{SAT}$ and that of opamp A_2 is at $-V_{SAT}$. Diodes D_1 and D_2 are respectively forward- and reverse-biased. Consequently, output across R_L is at $+V_{SAT}$. When the input voltage is greater than the reference voltage corresponding to the upper trip point (UTP), the output of opamp A_1 is at $-V_{SAT}$ and that of opamp A_2 is at $+V_{SAT}$. Diodes D_1 and D_2 are respectively reverse- and forward-biased with the result that the output across R_L is again at $+V_{SAT}$. When the input voltage is greater than LTP voltage and lower than UTP voltage, the output of both opamps is at $-V_{SAT}$ with the result that both diodes D_1 and D_2 are reverse-biased and the output across R_L is zero.

Figure 17.47(a) shows the transfer characteristics of this window comparator. The transfer characteristics shown in Figure 17.47(b) can be obtained if we interchange the positions of LTPs and UTPs in Figure 17.46 and the comparators used are the ones with open-collector outputs. In this case a pull-up resistor will be connected from the cathode terminals of both diodes D_1 and D_2 to the supply terminal.

EXAMPLE 17.9

Refer to the clamping circuit of Figure 17.48. Determine the peak value of the clamped waveform at the output. Also determine the minimum recommended value of capacitance for the circuit to work as an efficient clamper. Assume the diode to be ideal.





Figure 17.48 | Example 17.9.

Solution


1. The given circuit clamps negative peaks of the input waveform to zero.
2. Therefore peak value of the clamped waveform = $2 \times 10 = 20$ V.
3. Frequency of input waveform = $314/2\pi = 50$ Hz.
4. This gives time period T of the input waveform as $1/50 = 20$ ms.
5. Recommended minimum value of C_1 is given by $R_L C_1 = 10T$.
6. That is, $C_1(\text{min}) = 10T/R_L = (10 \times 20 \times 10^{-3})/1000 = 200 \mu\text{F}$.

EXAMPLE 17.10

Refer to the half-wave circuit of Figure 17.49 and the associated rectified output waveform. Determine V_1 and V_2 given that opamp has an open-loop gain of 100 dB and diode D_1 has a cut-in voltage of 0.7 V.



(a)



(b)

Figure 17.49 | Example 17.10.

Solution

1. $V_1 = 10$ V.
2. $V_2 = 0.7/A_{OL}$, where A_{OL} is the open-loop gain of opamp.
3. $A_{OL} = 100 \text{ dB} = 100,000$.
4. Therefore, $V_2 = 0.7/100,000 = 7 \mu\text{V}$.

EXAMPLE 17.11

Refer to the comparator circuit of Figure 17.50. Determine the state of LED-1 and LED-2 (whether ON or OFF) when the switch SW-1 is in (a) position-A and (b) position-B. Assume diodes D_1 and D_2 to have forward-biased voltage drop equal to 0.7 V each.




Figure 17.50 | Example 17.11.

Solution

1. When the switch SW-1 is in position-A, voltage appearing at non-inverting input is +0.7 V (equal to forward-biased voltage drop across D_1). That is, voltage at non-inverting input is more positive with respect to voltage at inverting input. Therefore, opamp output goes to positive saturation with the result that LED-1 is ON and LED-2 is OFF.
2. When the switch SW-1 is in position-B, voltage appearing at non-inverting input is -0.7 V (equal to forward-biased voltage drop across D_2). That is, voltage at non-inverting input is more negative with respect to voltage at inverting input. Therefore, opamp output goes to negative saturation with the result that LED-1 is OFF and LED-2 is ON.

EXAMPLE 17.12

Figure 17.51 shows a non-inverting type of window comparator configured around comparator IC LM 339, which is a quad comparator. Determine the lower and upper trip points of the comparator and also draw the output voltage V_o versus input voltage V_i transfer characteristics.






Figure 17.51 | Example 17.12.

Solution

1. Lower trip point (LTP) is given by $(12 \times 15 \times 10^3)/(115 \times 10^3) = 1.565 \text{ V}$.
2. Upper trip point (UTP) is given by $(12 \times 33 \times 10^3)/(133 \times 10^3) = 2.977 \text{ V}$.
3. Transfer characteristics are shown in Figure 17.52.

**Figure 17.52** | Solution to Example 17.12.**EXAMPLE 17.13**

Design an absolute value circuit using opamps to produce an output $V_o = |V_i|$ given that $-5 \text{ V} \leq V_i \leq +5 \text{ V}$ and the highest frequency likely to be encountered is 20 kHz. The circuit should have input impedance not less than 15 k Ω . Also give the desired values of slew rate and unity gain cross-over specifications of the opamp or opamps used in the circuit.

**Figure 17.53** | Example 17.13.**Solution**

1. Figure 17.53 shows the circuit diagram. For this circuit to produce $V_o = |V_i|$, $R_1 = R_2 = R_3 = R_4 = R_5 = R$.
2. Input impedance of this circuit equals R_1 , which equals R . Therefore, $R = 15 \text{ k}\Omega$.
3. Peak-to-peak value of input signal = 10 V. Highest expected signal frequency = 20 kHz.
4. Therefore, required slew rate = $\pi \times f_{\text{MAX}} \times 10 = 20 \times 10^3 \times 10\pi \text{ V/s} = 0.628 \text{ V}/\mu\text{s}$.
5. Opamps A_1 and A_2 are operating at closed-loop gain values of 1 and 1.5, respectively.
6. Therefore, unity gain cross-over frequency specifications of A_1 and A_2 should be at least 20 kHz and 30 kHz, respectively.

17.15 Active Filters

In this section we will briefly describe opamp circuits used to build low-pass, high-pass, band-pass and band-reject active filters. We will confine our discussion to first- and second-order filters. Order of an active filter is determined by number of R - C sections (or poles) used in the filter, which for a few exceptions equals the number of capacitors.

First-Order Filters

The simplest low-pass and high-pass active filters are constructed by connecting lag and lead type of R - C sections, respectively, to the non-inverting input of the opamp wired as a voltage follower. Figures 17.54(a) and (b) respectively show such first-order low-pass and high-pass filter circuits. The cut-off frequency in both cases is given by Eq. (17.32). The circuits function as follows. In the case of low-pass circuit of Figure 17.54(a), at low frequencies, reactance offered by the capacitor is much larger than the resistance value and therefore applied input signal appears at the output mostly unattenuated. At high frequencies, the capacitive reactance becomes much smaller than the resistance value thus forcing the output to be near zero. The output is 0.707 times the input when the signal frequency is such as to make the capacitive reactance equal to the resistance value. This is called the upper cut-off frequency. The gain rolls off at a rate of 6 dB per octave or 20 dB per decade beyond the cut-off point. Roll-off rate beyond the cut-off point in the case of n -order filter is $6n$ dB per octave or $20n$ dB per decade. Operation of the high-pass circuit can also be explained on similar lines.

The filters shown in Figure 17.54 can also be configured so as to have the desired amplification of the input signal. Low-pass and high-pass filter circuits with gain are shown in Figures 17.55(a) and (b), respectively. The voltage gain A_v is given by Eq. (17.33).

$$f_c = \frac{1}{2\pi RC} \quad (17.32)$$

$$A_v = 1 + \frac{R_3}{R_2} \quad (17.33)$$

Single-order filters shown in Figures 17.54 and 17.55 employ non-inverting type of amplifier configuration. These filters could also be implemented using inverting amplifier configuration. Relevant circuits are shown in Figures 17.56. Cut-off frequency and mid-band gain values in the case of low-pass filter are, respectively, given by Eqs. (17.34) and (17.35).

$$f_c = \frac{1}{2\pi R_2 C_1} \quad (17.34)$$

$$A_v = -\frac{R_2}{R_1} \quad (17.35)$$




Figure 17.54 | First-order active filters: (a) Low pass; (b) high pass.




Figure 17.55 First-order filters with gain: (a) Low pass; (b) high pass.




Figure 17.56 First-order filters using inverting configuration: (a) Low pass; (b) high pass.

The same in the case of high-pass filter are given by Eqs. (17.36) and (17.37).

$$f_c = \frac{1}{2\pi R_1 C_1} \quad (17.36)$$

$$A_v = -\frac{R_2}{R_1} \quad (17.37)$$

Second-Order Filters

Figure 17.57 shows the generalized form of a second-order Butterworth active filter. Butterworth filter, also called maximally flat filter, offers a relatively flat pass and stop band response but has the disadvantage of relatively sluggish roll-off. Other commonly used filters are the Chebychev and Cauer filters. Chebychev filters offer much faster roll-off but their pass band has ripple. Cauer filters have rippled pass and stop bands. There are other types of filters such as Bessel filters with their unique properties. Discussion on all these types is beyond the scope of the present text.

In the case of generalized form of second-order Butterworth filter, shown in Figure 17.57, we have the following:

1. If $Z_1 = Z_2 = R$ and $Z_3 = Z_4 = C$, we get a second-order low-pass filter.
2. If $Z_1 = Z_2 = C$ and $Z_3 = Z_4 = R$, we get a second order high-pass filter.




Figure 17.57 | Generalized form of second-order Butterworth filter.

The cut-off frequency is given by

$$f_c = \frac{1}{2\pi RC} \quad (17.38)$$

The value of pass band gain (A_v) can be determined from

$$A_v = 1 + \frac{R_2}{R_1} \quad (17.39)$$

Band-pass filters can be formed by cascading the high-pass and the low-pass filter sections in series. These filters are simple to design and offer large bandwidth. To construct a narrow band-pass filter, one needs to employ multiple feedback as shown in Figure 17.58. At very low frequencies, C_1 and C_2 offer very high reactance. As a result, the input signal is prevented from reaching the output. At very high frequencies, the output is shorted to the inverting input, which converts the circuit to an inverting amplifier with zero gain. Again, there is no output. Thus at both very low and very high frequencies, the output is zero. At some intermediate band of frequencies, the gain provided by the circuit offsets the loss due to the potential divider R_1 – R_3 . Mathematical expressions governing the design of the filter circuit are given in Eqs. (17.40)–(17.42):

Resonant frequency,

$$f_r = 2Q/2\pi R_2 C \quad (17.40)$$

where Q is the quality factor.




Figure 17.58 | Narrow band-pass filter.

For $C_1 = C_2 = C$, the quality factor is given by

$$Q = [R_1 R_2 / 2R_3]^{1/2} \quad (17.41)$$

The voltage gain is

$$A_v = Q / 2\pi R_1 f_R C \quad (17.42)$$

Band-reject filters can be implemented by summing together the outputs of the low-pass and high-pass filters. These filters are simple to design and have a broad reject frequency range.

Figure 17.59 shows the circuit diagram of second-order narrow band reject filter. It uses a twin-T network that is connected in series with the non-inverting input of the opamp. A twin-T network offers very high reactance at the resonance frequency and very low reactance at frequencies off-resonance. This phenomenon explains the behavior of the circuit. Another way of explaining the behavior of the circuit is as follows. Very low frequency signals find their way to the output via the low-pass filter formed by R_1 - R_2 - C_3 . Very high frequency signals reach the output through the high-pass filter constituted by C_1 - C_2 - R_3 . In an intermediate band of frequencies, both filters pass the signal to some extent but the negative phase shift introduced by low-pass filter is cancelled out by an identical positive phase shift by high-pass filter with the result that at any instant, the net signal reaching the non-inverting input and hence the output is zero. Component values of the twin-T network are chosen according to the following equations.

$$R_1 = R_2 = R, R_3 = R/2 \quad (17.43)$$

$$C_1 = C_2 = C, C_3 = 2C \quad (17.44)$$

$$0 \leq R_4 \leq (R_1 + R_2) \quad (17.45)$$

$$f_R = \frac{1}{2\pi RC} \quad (17.46)$$




Figure 17.59 | Second-order band-reject filter.

EXAMPLE 17.14

Refer to the first-order low-pass filter of Figure 17.60. Determine the cut-off frequency and the gain value at four times the cut-off frequency.




Figure 17.60 | Example 17.14.

Solution

1. Cut-off frequency,

$$f_c = 1/(2\pi \times 10 \times 10^3 \times 1000 \times 10^{-12}) = 10^5/2\pi \text{ Hz} = 15.915 \text{ kHz}$$

2. Gain, $A_v = (1 + 100 \times 10^3)/(10 \times 10^3) = 11 = 20.827 \text{ dB}$.
3. Gain at cut-off point = $20.827 - 3 = 17.827 \text{ dB}$.
4. Gain at frequency four times the cut-off frequency will be 12 dB below the value of mid-band gain.
5. Therefore, gain at four times the cut-off frequency = $20.827 - 12 = 8.827 \text{ dB}$.

EXAMPLE 17.15

Figure 17.61 shows a second-order low-pass filter built around a single opamp. Calculate the values of R_1 , R_2 , C_1 , C_2 and R_3 if the filter had a cut-off frequency of 10 kHz, Q-factor of 0.707 and input impedance not less than 10 kΩ.




Figure 17.61 | Example 17.15.

Solution

1. For $R_1 = R_2 = R$, cut-off frequency, f_c is given by $f_c = 1/2\pi R\sqrt{C_1 C_2}$.
2. Q-factor is given by $Q = (1/2) \times \sqrt{C_1/C_2}$.
3. For $Q = 0.707$, $C_1 = 2C_2$.
4. For input impedance of 10 kΩ, $R_1 = 10 \text{ k}\Omega = R_2$.
5. $f_c = 1/(2\pi \times 10 \times 10^3 \times C_2 \times \sqrt{2}) = 10 \times 10^3$.

6. This gives $C_2 = 0.0011 \mu\text{F}$.
7. $C_1 = 2C_2 = 0.0022 \mu\text{F}$.
8. R_3 is equal to $R_1 + R_2$ in order to have equal DC resistance between each opamp input and ground. Therefore, $R_3 = 20 \text{ k}\Omega$.

EXAMPLE 17.16

Design an opamp-based twin-T band-reject filter having a notch frequency of 100 kHz. Specify the small-signal bandwidth of the chosen opamp if the highest expected frequency were 1 MHz.




Figure 17.62 | Example 17.16.

Solution

1. Figure 17.62 shows the circuit. The notch frequency is given by $f_R = 1/2\pi RC$ where $R_1 = R_2 = R$, $C_1 = C_2 = C$, $R_3 = R/2$ and $C_3 = 2C$.
2. Let $C_1 = 0.0001 \mu\text{F}$. This gives $R_1 = 1/2\pi \times 100 \times 10^3 \times 0.0001 \times 10^{-6} = 15.92 \text{ k}\Omega$.
3. This gives $C_1 = C_2 = 0.0001 \mu\text{F}$ and $C_3 = 0.0002 \mu\text{F}$.
4. $R_1 = R_2 = 15.92 \text{ k}\Omega$ and $R_3 = 15.92 \times 10^3 / 2 = 7.96 \text{ k}\Omega$.
5. $R_4 = R_1 + R_2 = 15.92 \times 10^3 + 15.92 \times 10^3 = 31.84 \text{ k}\Omega$.

17.16 Phase Shifters

Figure 17.63 shows the circuit diagram of single opamp-based lagging-type phase shifter circuit. The output lags the input by an angle (θ) given by Eq. (17.47).

$$\theta \text{ (in degrees)} = -2 \tan^{-1} (\omega R_p C_p) \quad (17.47)$$

where $\omega = 2\pi f$; f being the frequency of the input signal.

The simple circuit shown in the figure can be used to shift the phase of the input signal over a wide range by varying R_p , with 0° and -180° being the extremes. For $R_p \ll 1/\omega C_p$, the phase shift is near zero. (It will be 0° when $R_p = 0$ which is not practical). For $R_p \gg 1/\omega C_p$, θ approaches -180° ($\theta = -180^\circ$ only for $R_p = \infty$ which is again not feasible.) For $R_p = 1/\omega C_p$, $\theta = -90^\circ$. Two such sections can be used in cascade to vary the phase shift over full 360° . Figure 17.64 shows the circuit diagram.




Figure 17.63 | Lagging-type phase shifter.




Figure 17.64 | Two-stage lagging-type phase shifter.

Figure 17.65 shows the circuit diagram of lead-type phase shifter. The circuit shown here is just the redrawn version of lagging-type phase shifter of Figure 17.63 with positions of R_p and C_p interchanged. The phase difference (θ) is given by

$$\theta \text{ (in degrees)} = 2 \tan^{-1} (\omega R_p C_p) \tag{17.48}$$

1. For $R_p = 1/\omega C_p$; $\theta = 90^\circ$.
2. For $R_p \gg 1/\omega C_p$; $\theta = 180^\circ$.
3. For $R_p \ll 1/\omega C_p$; $\theta = 0^\circ$.

Cascade arrangement of two lead-type phase shifter stages can be used for varying phase shift over full 360° .




Figure 17.65 | Lead-type phase shifter.

EXAMPLE 17.17

Design an opamp-based phase shifter to shift the phase of a sine wave signal by -60° with a gain of unity. If the input signal had a peak amplitude of 5 V and the highest input signal frequency were 50 kHz, determine the slew rate of the chosen opamp.




Figure 17.66 | Example 17.17.

Solution

1. Figure 17.66 shows the circuit diagram.
2. For unity gain, $R_1 = R_2$.
3. Lagging-type phase shift is given by $\theta = -2 \tan^{-1}(2\pi fRC) = -60^\circ$.
4. This gives $2\pi fRC = \tan 30^\circ = 0.577$.
5. Solution of above equation gives $RC = 0.184 \times 10^{-5}$.
6. Let $C = 0.001 \mu\text{F}$. This gives $R = (0.184 \times 10^{-5}) / (0.001 \times 10^{-6}) = 1.84 \text{ k}\Omega$.
7. Let $R_1 = R_2 = 10 \text{ k}\Omega$.
8. Peak amplitude of input signal = 5 V.
9. Slew rate can be determined from $f_{\text{MAX}} = \text{Slew rate} / 2\pi V_p$.
10. This gives slew rate = $2\pi \times 5 \times 50 \times 10^3 = 157 \times 10^4 \text{ V/s} = 1.57 \text{ V}/\mu\text{s}$.

17.17 Instrumentation Amplifier

Instrumentation amplifier is nothing but a differential amplifier that has been optimized for DC performance to nearly approach the DC performance of an ideal opamp. As a result, instrumentation amplifier is characterized by a high differential gain, high CMRR, high input impedance and low input offsets and low temperature drifts.

Figure 17.67 shows the classical internal schematic arrangement of an instrumentation amplifier. The two input opamps are wired as non-inverting amplifiers to provide gain and very high input impedance and the output opamp is wired as difference amplifier with unity gain. The resistors used in the output stage are ultra-high precision, low temperature drift resistors. Precision resistors with tolerance specification in the range of $\pm 0.01\%$ to $\pm 0.1\%$ and temperature drift specification of 1 PPM/ $^\circ\text{C}$ or better are commercially available.

We will now analyze the circuit shown in Figure 17.67 for common-mode and differential-input performance. The circuit can be divided into two distinct parts, namely, the pre-amplifier stage comprising opamps A_1 and A_2 and the difference amplifier configured around A_3 . Let us assume that the common-mode input is $V_{\text{in}}(\text{CM})$. Owing to same positive voltage applied to both the non-inverting inputs, voltages appearing at the output of opamps A_1 and A_2 and also at R_1 – R_2 and R_3 – R_4 junctions are equal. The result is




Figure 17.67 | Instrumentation amplifier.

that point A is floating. This further implies that A_1 and A_2 act like voltage followers. In other words, common-mode gain A_{CM} of the preamplifier stage is unity. Tolerance specification of R_1 and R_2 has no effect on the common-mode gain of the pre-amplifier stage.

On the other hand, when a differential signal is applied to the input, signals appearing at two R_1 - R_2 and R_3 - R_4 junctions are equal and opposite creating a virtual ground at point A . The differential gain of this stage is therefore $1 + (R_2/R_1)$.

The difference amplifier stage has a common-mode gain equal to $\pm 2\Delta R/R$, where ΔR represents how closely the resistors are matched. Differential gain of this stage is unity. If we combine the results, we can say that the overall common-mode gain is equal to the common-mode gain of the difference amplifier stage and overall differential gain is equal to the differential gain of the pre-amplifier stage. That is, the differential gain is given by

$$A_v = 1 + \frac{R_2}{R_1}$$

Since point A is a virtual ground and not a mechanical ground, we can use a single resistor instead of two separate resistors. If this single resistor was R_G , then $R_1 = R_3 = R_G/2$.

Therefore,

$$A_v = 1 + \frac{2R_2}{R_G} \quad (17.49)$$

The overall common-mode gain is given by

$$A_{CM} = \pm 2\Delta R/R \quad (17.50)$$

In the integrated circuit instrumentation opamps, all the components except R_G are integrated on the chip. R_G is connected externally and is used to control the voltage gain.

EXAMPLE 17.18

Refer to the instrumentation amplifier circuit of Figure 17.68. Resistors R_1 and R_2 , respectively, have tolerance specifications of $\pm 0.001\%$ and $\pm 0.05\%$. Determine the CMRR of this instrumentation amplifier in dB.




Figure 17.68 | Example 17.18.

Solution

1. Differential gain, $A_v = 1 + 2R_1/R_G$. Therefore, $A_v = 1 + [(2 \times 100 \times 10^3)/(1 \times 10^3)] = 201$.
2. Common mode gain = $\pm 2\Delta R_2/R_2 = \pm 2 \times \text{Tolerance of } R_2$.
3. Therefore common-mode gain = $2 \times 0.0005 = 0.001$.
4. CMRR = $201/0.001 = 201000$.
5. CMRR (in dB) = $20 \log 201000 = 106.1$ dB.

17.18 Non-Linear Amplifier

In the case of a non-linear amplifier, the gain value is a non-linear function of the amplitude of the signal applied at the input. For example, the gain may be very large for weak input signals and very small for large input signals, which implies that for a very large change in the amplitude of input signal, resultant change in amplitude of output signal is very small. A simple method to achieve non-linear amplification is by connecting a non-linear device such as a PN junction diode in the feedback path (Figure 17.69). The amplifier shown in Figure 17.69 is a semi-log amplifier as the forward current through silicon diodes varies as log of the applied voltage.

For small values of input signal, diodes act as open circuit and the gain is high due to minimum feedback. When the amplitude of input signal is large, diodes offer very small resistance and thus gain is low. Such a circuit may typically cause output voltage to change in the ratio of 2:1 for an input change of 1000:1. Resistance R_1 decides the compression ratio. Higher the value of resistor R_1 , lesser is the compression ratio.

A common application of such a non-linear amplifier is in AC bridge balance detectors. The output of bridge may vary over a wide range around its null point. In order to achieve null, the output is usually




Figure 17.69 Non-linear amplifier.




Figure 17.70 Application of non-linear amplifier in AC bridge balance detectors.

applied to an AC milli-voltmeter whose sensitivity may have to be adjusted a number of times before a null is achieved. If the bridge output is applied to the non-linear amplifier of the type described in the preceding paragraphs (shown in Figure 17.70), the output of non-linear amplifier would vary only in a small range for a wide variation of bridge output. As an example, a variation of 10000:1 in the bridge output may cause a variation of only 6:1 in the amplifier output. This, when applied to the milli-voltmeter, enables the single range of milli-voltmeter to accommodate variations over a range of 10000:1.

17.19 Relaxation Oscillator

Relaxation oscillator is an oscillator circuit that produces a non-sinusoidal output whose time period is dependent on the charging time of a capacitor connected as a part of the oscillator circuit. Opamps adapt very well to construction of relaxation oscillator circuits that produce a rectangular output. Figure 17.71 shows the basic circuit arrangement of an opamp-based relaxation oscillator circuit.

The circuit functions as follows. Let us assume that the output is initially in positive saturation. As a result, voltage at non-inverting input of opamp is $+V_{SAT} \times R_1/(R_1 + R_2)$. This forces the output to stay in positive saturation as the capacitor C is initially in fully discharged state. Capacitor C starts charging towards $+V_{SAT}$ through R . The moment the capacitor voltage exceeds the voltage appearing at the non-inverting input, the output switches to $-V_{SAT}$. The voltage appearing at non-inverting input also changes to $-V_{SAT} \times R_1/(R_1 + R_2)$. The capacitor starts discharging and after reaching zero, it begins to discharge towards $-V_{SAT}$. Again, as soon as it becomes more negative than the negative threshold appearing at non-inverting input of the opamp, the output switches back to $+V_{SAT}$. The cycle repeats thereafter. The output is a rectangular wave. The expression for time period of output waveform can be derived from the exponential charging and discharging process and is given by

$$T = 2RC \ln \left(\frac{1+B}{1-B} \right) \quad (17.51)$$

where $B = R_1/(R_1 + R_2)$.




Figure 17.71 | Relaxation oscillator.




Figure 17.72 | Relevant waveforms of relaxation oscillator.




Figure 17.73 | Triangular waveform generator.

Figure 17.72 shows the relevant waveforms. The time period of output may be conveniently varied by varying the value of resistor R .

Relaxation oscillator forms the basis of waveform-generation circuits configured around opamps. For example, a triangular waveform generator may be built by cascading the relaxation oscillator block with an integrator block as shown in Figure 17.73.

17.20 Current-To-Voltage Converter

Current-to-voltage converter is nothing but a transimpedance amplifier. An ideal transimpedance amplifier makes a perfect current-to-voltage converter as it has zero input impedance and zero output impedance. Opamp wired as transimpedance amplifier very closely approaches a perfect current-to-voltage converter. Figure 17.74 shows the circuit arrangement. The circuit is characterized by voltage shunt feedback with a feedback factor of unity. This circuit has been discussed earlier in detail in Chapter 11 on *Negative Feedback Amplifiers*. The expressions for output voltage, closed-loop input and output impedances are given as follows.

$$V_o = I_i \times R \times \left(\frac{A_{OL}}{1 + A_{OL}} \right) \quad (17.52)$$




Figure 17.74 | Current-to-voltage converter.

For $A_{OL} \gg 1$, Eq. (17.52) simplifies to

$$V_o = I_i \times R \quad (17.53)$$

$$Z_{in} = \frac{R}{1 + A_{OL}} \quad (17.54)$$

$$Z_o = \frac{R_o}{1 + A_{OL}} \quad (17.55)$$

where R_o is the output impedance of the opamp.

17.21 Voltage-To-Current Converter

Voltage-to-current converter is a case of a transconductance amplifier. An ideal transconductance amplifier makes a perfect voltage-controlled current source or a voltage-to-current converter. Opamp wired as transconductance amplifier very closely approaches a perfect voltage-to-current converter. Figure 17.75 shows the basic circuit arrangement. The circuit is characterized by current series feedback. This circuit has been discussed earlier in detail in Chapter 11 on *Negative Feedback Amplifiers*. Expressions for output current, closed-loop input and output impedances are given as follows.

$$I_o = \frac{V_i}{R_1 + [(R_1 + R_2)/A_{OL}]} \quad (17.56)$$




Figure 17.75 | Voltage-to-current converter.

For $A_{OL} \gg 1$, Eq. (17.56) simplifies to the following equation:

$$I_o^i = \frac{V_i}{R_1} \quad (17.57)$$

Closed-loop input impedance is given by

$$Z_{in} = R_1 \times \left(1 + A_{OL} \times \frac{R_1}{R_1 + R_2} \right) \quad (17.58)$$

where R_1 is the input impedance of the opamp.

Closed-loop output impedance is given by

$$Z_o = R_1 \times \left(1 + A_{OL} \times \frac{R_1}{R_1 + R_2} \right) \quad (17.59)$$

Voltage-to-current converter of Figure 17.75 operates with a floating load, which is not always convenient. Monolithic opamps specially designed as transconductance amplifiers to feed single-ended load resistances are commercially available.

EXAMPLE 17.19

Refer to the relaxation oscillator circuit of Figure 17.76. Determine the peak-to-peak amplitude and frequency of the square wave output given that saturation output voltage of the opamp is ± 12.5 V at power supply voltages of ± 15 V.




Figure 17.76 | Example 17.19.

Solution

1. The feedback factor B is given by $(47 \times 10^3)/(47 \times 10^3 + 10 \times 10^3) = 0.825$.
2. Time period T of the output waveform is given by $T = 2RC \ln [(1 + B)/(1 - B)]$.
3. That is, $T = 2 \times 10 \times 10^3 \times 0.01 \times 10^{-6} \times \ln[(1 + 0.825)/(1 - 0.825)] = 0.469$ ms.
4. Therefore, $f = 1/0.469$ kHz = 2.13 kHz.
5. Peak-to-peak amplitude of output = $2V_{SAT} = 25$ V.

EXAMPLE 17.20

For current-to-voltage converter circuit of Figure 17.77, determine output voltage, closed-loop input and output impedances given that chosen opamp has open-loop transimpedance gain of 100,000, input impedance of $1\text{ M}\Omega$ and output impedance of $100\ \Omega$.




Figure 17.77 | Example 17.20.

Solution

1. Output voltage = $10 \times 10^{-6} \times 100 \times 10^3 = 1\text{ V}$.
2. Closed-loop input impedance, $Z_{in} = R/(1 + A_{OL}) = 100 \times 10^3 / (1 + 100,000) = 1\ \Omega$.
3. Closed-loop output impedance, $Z_o = R_o / (1 + A_{OL}) = 100 / (1 + 100,000) = 0.001\ \Omega$.

17.22 Sine Wave Oscillators

Opamps adapt well to use in building sine wave oscillators, for example, in building RC oscillators – such as RC phase shift oscillator, Wien bridge oscillator and LC oscillators – such as Hartley, Colpitt and Clapp oscillators. Opamp-based sine wave oscillators are discussed in detail with large number of solved examples in Chapter 12 on *Sinusoidal Oscillators*.

KEY TERMS

Absolute value circuit

Active filter

Averager

Comparator

Current-to-voltage converter

Difference amplifier

Differentiator

Instrumentation amplifier

Integrator

Inverting amplifier

Non-inverting amplifier

Non-linear amplifier

Peak detector circuit

Phase shifter

Relaxation oscillator

Summing amplifier

Voltage follower

Voltage-to-current converter

Window comparator

OBJECTIVE-TYPE EXERCISES

Multiple-Choice Questions

1. Magnitude of closed-loop voltage gain of inverting amplifier is given by
 - a. ratio of feedback resistance to input resistance.
 - b. ratio of input resistance to feedback resistance.
 - c. ratio of sum of input and feedback resistances to input resistance.

- d. ratio of sum of input and feedback resistances to feedback resistance.
2. Magnitude of closed loop voltage gain of non-inverting amplifier is given by
- ratio of feedback resistance to the resistance connected from inverting input to ground.
 - ratio of resistance connected from inverting input to ground to feedback resistance.
 - ratio of sum of resistance connected from inverting input to ground and feedback resistance to resistance connected from inverting input to ground.
 - none of these.
3. In a non-inverting amplifier, when the feedback resistance equals the resistance connected from inverting input to ground, the closed-loop gain is
- 1.
 - 2.
 - Infinity.
 - less than 1.
4. In order to construct a voltage follower,
- input is applied to inverting input and the non-inverting input is shorted to output.
 - input is applied to non-inverting input and inverting input is grounded.
 - input is applied to inverting input and non-inverting input is grounded.
 - input is applied to non-inverting input and the inverting input is shorted to output.
5. In an opamp circuit, " N " DC inputs are connected to the inverting input through individual resistances, which are of the same value. The feedback resistance connected from output to inverting input is of resistance value that is $1/N$ th of the input resistance value. Non-inverting input is grounded. The output in this case is
- indeterminate from given data.
 - average of all inputs.
 - sum of all inputs.
 - none of these.
6. The roll-off rate in fourth order Butterworth low pass filter will be
- 80 dB per decade.
 - 80 dB per octave.
 - 24 dB per decade.
 - 12 dB per octave.
7. If the input to an integrator were a rectangular pulse, the output would be
- sine wave.
 - ramp.
 - rectangular pulse.
 - cosine wave.
8. Output of a relaxation oscillator circuit is a
- sine wave.
 - cosine wave.
 - square wave.
 - triangular wave.
9. Cascade arrangement of relaxation oscillator and an integrator makes a
- triangular waveform generator.
 - square waveform generator.
 - sawtooth waveform generator.
 - pulse generator.
10. Introduction of hysteresis in a comparator makes it
- prone to false triggering caused by noisy input signal.
 - immune to false triggering caused by noisy input signal.
 - a square waveform generator.
 - none of these.
11. In an inverting summer circuit using opamp, DC voltages of +1 V, -2 V and +2 V are, respectively, applied to the input through 10 k Ω , 20 k Ω and 50 k Ω resistors. If the feedback resistance were 50 k Ω , the output voltage would then be
- +2 V
 - 2 V
 - 3 V
 - +3 V
12. Figure 17.78 shows transfer characteristics of some opamp circuit. It could possibly be
- an inverting comparator.
 - a non-inverting comparator.

- c. an inverting amplifier with hysteresis.
d. a non-inverting amplifier with hysteresis.




Figure 17.78 | Question 12.

13. Refer to the transfer characteristics shown in Figure 17.79. Identify the circuit.




Figure 17.79 | Question 13.

- a. Inverting comparator
b. Non-inverting comparator
c. Inverting zero-crossing detector
d. Non-inverting zero-crossing detector
14. Figure 17.80 shows opamp-based integrator circuit. If this circuit were to integrate a symmetrical pulse waveform of $200 \mu\text{s}$ time period and if the DC gain of the integrator were to be limited to 100, what would be the values of C_1 and R_2 ?




Figure 17.80 | Question 14.

- a. $0.1 \mu\text{F}$, $1 \text{ M}\Omega$
b. $0.01 \mu\text{F}$, $1 \text{ M}\Omega$
c. $0.1 \mu\text{F}$, $100 \text{ k}\Omega$
d. $0.01 \mu\text{F}$, $100 \text{ k}\Omega$
15. Refer to the opamp circuit of Figure 17.81. The circuit performs the function of which important building block.




Figure 17.81 | Question 15.

- a. 4-input inverting summer
b. 4-input inverting averager
c. 4-bit D/A converter
d. Multiple input inverting amplifier

REVIEW QUESTIONS

- With the help of circuit diagram, briefly describe the operation of an inverting amplifier. Derive expressions for voltage gain, input impedance and output impedance.
- When an opamp is used in amplifier (inverting or non-inverting) configuration, what decides the maximum operational frequency for a given value of voltage gain? How is maximum operational frequency related to various relevant parameters in the case of a sine wave input signal?
- On what parameters does the input impedance in the case of following opamp-based circuits depend upon:
 - Inverting amplifier
 - Non-inverting amplifier
 - Current-to-voltage converter
 - Voltage-to-current converter
 - Instrumentation amplifier

4. Give a suitable circuit diagram that can be used to subtract two DC voltages. Derive an expression to prove that the output is difference of the two inputs.
5. Draw the circuit diagram of a voltage follower. What are its closed-loop voltage gain and bandwidth?
6. Draw the basic circuit schematic of a classical three-opamp instrumentation amplifier. Briefly describe its operational principle with particular reference to the role of the two opamps constituting the input stage and the output opamp wired as differential amplifier.
7. What is the main advantage of using an opamp-based rectifier over conventional rectifier? With the help of relevant circuit schematics, explain the functional principle of (a) half-wave rectifier that clips positive half cycles and (b) peak detector.
8. What is an absolute value circuit? Draw the circuit schematic of one such circuit configured around opamp and briefly describe its functional principle.
9. Draw the circuit diagram of (a) phase shifter circuit that can introduce a phase shift in the range of 0° to -150° in a sine wave input signal and (b) phase shifter circuit that can introduce a phase shift of 0° to $+150^\circ$ in a sine wave input signal.
10. What is the main advantage of using a comparator with hysteresis over a conventional comparator? Explain with the help of relevant transfer characteristics.
11. With the help of relevant circuit schematic of a non-inverting comparator with hysteresis, briefly describe its operation and draw its transfer characteristics.
12. What is a window comparator? Draw the circuit diagram of a window comparator that produces a high output for input signal inside the window and a low output for input outside the window.
13. Draw the circuit schematic of a suitable opamp-based circuit that can be used to convert input sine wave signal into a symmetrical square wave output and briefly describe its operation.
14. Draw the circuit diagram of a current-to-voltage converter using opamp. What type of feedback is used in this circuit? What decides the maximum value of feedback resistance to be used in the circuit?
15. Give a suitable circuit schematic for building a triangular waveform generator using opamps. Briefly describe its operation.

PROBLEMS

1. You are asked to choose an appropriate opamp type number for your inverting amplifier configuration that has been designed for a voltage gain of 10. The input is a sinusoidal signal with peak-to-peak amplitude of 2 V. If the highest expected input signal frequency is 50 kHz, what should be the slew rate of the chosen opamp?
2. Design an opamp-based current to voltage converter having a transresistance gain of 100,000.
3. Design a non-inverting zero-crossing detector with a hysteresis of 100 mV. If the opamp had output saturation voltages of ± 10 V, determine the highest input frequency that would yield output waveform transition time of not more than 10% of half of the time period of input signal. Chosen opamp has slew rate of $10 \text{ V}/\mu\text{s}$.
4. Refer to the comparator circuit of Figure 17.82. Determine the duty cycle of the output waveform.




Figure 17.82 | Problem 4.

5. Figure 17.83 shows an inverting comparator with in-built hysteresis. Determine the peak-to-peak noise voltage that the comparator can withstand without false triggering given that LM 741 produces positive and negative saturation output of ± 11 V for a power supply voltage of ± 12 V.




Figure 17.83 | Problem 5.

6. Refer to the opamp circuit of Figure 17.84. Identify the circuit and determine the output voltage.




Figure 17.84 | Problem 6.

7. Determine the expression for the output voltage for the differentiator circuit of Figure 17.85.




Figure 17.85 | Problem 7.

8. Identify the active filter circuit of Figure 17.86. Determine the cut-off frequency and voltage gain to DC.




Figure 17.86 | Problem 8.

ANSWERS

Multiple-Choice Questions

- | | | | | |
|--------|--------|--------|---------|---------|
| 1. (a) | 4. (d) | 7. (b) | 10. (b) | 13. (c) |
| 2. (c) | 5. (b) | 8. (c) | 11. (b) | 14. (a) |
| 3. (b) | 6. (a) | 9. (a) | 12. (b) | 15. (c) |

Problems

- 3.14 V/ μ s
- Figure 17.87




Figure 17.87 | Solution to Problem 2.

- Figure 17.88 with $R_2/R_1 = 199$, $f_{\text{MAX}} = 25$ kHz




Figure 17.88 | Solution to Problem 3.

- 1/3
- 2 V
- Averager, 1 V
- $\sin t - \cos t$
- Low-pass filter, 31.84 kHz, 50

Index

α 77
 α_{ac} 77
 α cut-off frequency 364–365
 β 80–81, 87
 β_{ac} 81, 87
 β cut-off frequency 363–364
 γ 84–85
 π -filter (see CLC filter)

I

1/f noise (see flicker noise)

7

74121 535
 Triggering circuits 535
74123 535, 536
 Triggering circuits 535, 536

A

Absolute value circuit 671–672
AC current gain (see β_{ac})
Acceptor atom (see trivalent atom)
Acceptor level 15
Active filter 680–685
 Band pass filter 682–683
 Band reject filter 683
 First-order filter 680–681
 Second-order filter 681–682
Active LCD display 288
 TFD display (see thin film diode display)
 TFT display (see thin film transistor display)
 Thin film diode display 288
 Thin film transistor display 288
Active region-BJT 71–73, 75–76, 80–81
 Common-base configuration 75–76
 Common-emitter configuration 80–81
A-GTO (see asymmetrical GTO thyristor)
Alloy-junction transistor 96, 97
Alpha (see α)
Ampere square seconds – diode 32
Ampere squared seconds – thyristor 231, 233
Amplification factor – FET 178, 179
Amplifier bandwidth 303–304
Amplifier classification 423–425
 Current amplifier 423, 424
 Transconductance amplifier 423, 425
 Transresistance amplifier 423, 424, 425
 Voltage amplifier 423–424
Annular transistor 96, 98
Anode 25
APD (see avalanche photodiode)

Application circuits – photodiode 263–264, 265
Armstrong oscillator 479–481
 Basic configuration 480
 Series-fed configuration 481
 Shunt-fed configuration 480–481
Astable multivibrator 527, 531–534
 Schematic 532–533
 Timing waveforms 532–534
Asymmetrical GTO thyristor 241
Avalanche breakdown – transistor 88
Avalanche diode 49, 50
Avalanche multiplication 49
Avalanche photodiode 259, 261–262
Averager 662
Average AC resistance – diode 36

B

Band-pass filter 682–683
Band-reject filter 683
Bandwidth – amplifier 303–304
Bandwidth – opamp 636–638
Barkhausen criterion 458–459
Barrier potential 26
Base 70
Base current 72, 73
Base-spreading resistance 358–359
Base width modulation (see early effect)
Beta (see β)
Bias compensation 144–146
 Diode compensation 144–146
 Thermistor compensation 146
Bias stabilization 132–144
 Stability factor 133–144
Bipolar junction transistor 69–163
 BJT vs. Vacuum triode 70
 Configurations 73–85, 105–132
 Construction 70–71
 Bias compensation 144–146
 Bias stabilization 132–144
 Ebers-Moll model 86–87
 Fabrication techniques 96–98
 Lead identification 89–92
 Maximum rating 88, 89
 NPN transistor 70
 Operating point 103–105
 Operation 71–73
 Packages 89–92
 Phototransistor 94
 PNP transistor 70–71
 Power transistor 94–95
 Specifications 87–89

- Switch 152–157
 - Testing 92–94
 - Thermal runaway 146–152
 - Bipolar junction transistor – biasing 103
 - Bipolar junction transistor – configurations 73–85, 105–132
 - α 77
 - α_{ac} 77
 - β 80–81, 87
 - β_{ac} 81, 87
 - γ 84–85
 - Active region 71–73, 75–76, 80–81
 - Alpha (see α)
 - Base width modulation (see early effect)
 - Beta (see β)
 - Common-base configuration 73–78, 85, 128–130
 - Common-collector configuration 73, 83–85, 130–132
 - Common-emitter configuration 73, 78–83, 85, 105–128
 - Cut-off region 71, 76, 81
 - Early effect 74–75
 - Gamma (see γ)
 - Input characteristics 73–75, 78–79, 83, 84
 - Output characteristics 75–77, 79, 83, 84
 - Saturation region 76–77, 81
 - Bipolar junction transistor – fabrication techniques 96–98
 - Alloy-junction transistor 96, 97
 - Annular transistor 96, 98
 - Diffusion transistor 96, 97
 - Epitaxial transistor 96, 98
 - Grown-junction type transistor 96
 - Mesa transistor 97
 - Planar transistor 97
 - Point-contact transistor 96
 - Bipolar junction transistor – hybrid model 307–314
 - Graphical determination 312–314
 - Hybrid model for common-base configuration 308, 310
 - Hybrid model for common-collector configuration 308–309
 - Hybrid model for common-emitter configuration 307–308
 - Simplified hybrid model for common – base configuration 308, 310
 - Simplified hybrid model for common-collector configuration 308–309
 - Simplified hybrid model for common-emitter configuration 308
 - Bipolar junction transistor – specifications 87–89
 - β 87
 - β_{ac} 87
 - AC current gain (see β_{ac})
 - Breakdown voltage 88
 - DC current gain (see β)
 - Gain-bandwidth product 87, 88
 - h_{FE} (see β)
 - h_{fe} (see β_{ac})
 - Maximum ratings 88, 89
 - Power dissipation 88–89
 - Bipolar junction transistor – switch 152–157
 - Switching delays 153–154
 - Bipolar junction transistor – switching delays 153–154
 - Delay time 154
 - Fall time 154
 - Rise time 154
 - Storage time 154
 - Turn-ON time 154
 - Turn-OFF time 154
 - Bistable multivibrator 527–529
 - Schematic 527–529
 - Timing waveforms 527–529
 - BJT (see bipolar junction transistor)
 - Body resistance – diode 36
 - Bolometer 251, 252, 275, 276
 - Low temperature germanium bolometer 276
 - Metal bolometer 276
 - Thermistor bolometer 276
 - Boost regulator 613, 615–616
 - Circuit 615
 - Relevant waveforms 616
 - Break-over voltage – thyristor 231, 232
 - Breakdown diode 48–50
 - Avalanche diode 49, 50
 - Zener diode 49–50
 - Breakdown region – diode 29, 48
 - Bridge rectifier 550, 555–556
 - Brightness 278
 - Bubba oscillator 460, 467, 468
 - Buck regulator 613–614
 - Circuit 613
 - Relevant waveforms 614
 - Buck-boost regulator (see inverting regulator)
 - Buffered RC phase shift oscillator 465–466
- ## C
- Candela 252
 - Canonical form of amplifiers 458
 - Capacitor filter 559–561
 - Cascaded amplifier 333–338, 350–351, 378
 - BJT cascade amplifier 334–335
 - FET cascade amplifier 337
 - High-frequency response 378
 - Low-frequency response 350–351
 - Cascode amplifier 343–344
 - Cathode 25
 - Cathode ray tube display 279, 288–289
 - Advantages 289
 - Colored CRT display 288, 289
 - Disadvantages 289

- Monochrome CRT display 288–289
- CE short-circuit gain 362–366
 - β cut-off frequency 363–364
 - Short-circuit gain bandwidth product 363, 364
 - α cut-off frequency 364–365
- Choke filter (see inductor filter)
- Clamper 520–527, 669–670
 - Diode clamper 520–522
 - Negative clamper 520–521
 - Opamp-based clamper 669–670
 - Positive clamper 522
- Clapp oscillator 479, 484–485
- Class A amplifier 386, 393–405
 - Class A amplifier with direct coupled resistive load 393–397
 - Class A push–pull amplifier 393, 403–405
 - Transformer coupled class A amplifier 393, 397–403
- Class A amplifier with direct coupled resistive load 393–397
 - Maximum efficiency 396
 - Output power 394–396
- Class A push–pull amplifier 393, 403–405
- Class AB amplifier 386, 387, 413
- Class B amplifier 386–387, 405–413
 - Complementary-symmetry push–pull class B amplifier 405, 410, 411
 - Quasi-complementary push–pull class B amplifier 405, 410–412
 - Transformer-coupled push–pull amplifier 405, 406–410
- Class C amplifier 386, 387, 388, 413–414
 - Tuned mode 414
 - Untuned mode 414
- Class D amplifier 386, 388, 414–417
 - Full-bridge topology 416–417
 - Half-bridge topology 416–417
- Class E amplifier 386, 388
- Class F amplifier 386, 388
- Class G amplifier 388
- Class H amplifier 388
- CLC filter 563
- Clipper 514–520, 668–669
 - Diode clipper 514–515
 - Opamp-based clipper 668–669
- CMOS devices 206–207
- CMRR (see common mode rejection ratio)
- Collector 70
- Collector current 73
- Collector-base junction 71
- Collector-to-base bias configuration 105, 124–128
 - Advantages 126–127
 - DC analysis 124–126
 - Disadvantages 126–127
 - Load-line analysis 125–126
- Colored CRT display 288, 289
- Colpitt oscillator 479, 483–484
 - Colpitt oscillator configured around a BJT 483
 - Colpitt oscillator configured around an opamp 483
- Common-base configuration 73–78, 85, 128–130
 - DC analysis 129
 - Load-line analysis 128–129
- Common-collector configuration 73, 83–85, 130–132
- Common-drain configuration 190–192
- Common-emitter configuration 73, 78–83, 85, 105–128
 - Collector-to-base bias 105, 124–128
 - Emitter-bias 105, 110–115
 - Fixed-bias 105–110
 - Self-bias (see emitter-bias)
 - Voltage-divider bias with emitter-bias 105, 115–124
- Common-gate configuration 192
- Common mode rejection ratio 630, 636, 639, 640
- Common-source configuration 183–190
 - Fixed-bias 183–185
 - Self-bias 183, 185–188
 - Voltage-divider 183, 188–190
- Common mode gain 630, 639
- Commutating capacitors 608
- Comparator 643, 644, 672–676
 - Hysteresis 674–675
 - Window comparator 676
 - Zero-crossing detector 672–673
- Complementary symmetry push–pull class B amplifier 405, 410–411
- Conduction band 2
- Conductivity 7
- Conductor 1, 2, 3
- Constant current source 630–631
- Construction – bipolar junction transistor 70–71
- Contact potential (see barrier potential)
- Contact resistance – diode 36
- Continuous mode-externally driven flyback converter 597–599
- Contrast 278
- Contrast ratio 278
- Coupling coil 479
- Critical rate of rise of OFF-state voltage – thyristor 231
- Critical rate of rise of ON-state current – thyristor 231
- Crossover distortion 409
- Crowbar action 238–239, 571
- CRT displays (see cathode ray tube displays)
- Crystal oscillator 460, 488–493
 - Circuits 490–493
 - Frequency stability 490
 - Quartz crystal 489–490
- Crystal oscillator circuits 490–493
 - Crystal-controlled Colpitt oscillator 491–492
 - Pierce oscillator 492–493

- Current amplifier 423, 424
 - Current gain 424
 - Equivalent circuit 424
 - Current controllable device – thyristor 229–230
 - Current differencing opamp (see Norton opamp)
 - Current limiting 568–571
 - Current mirror 630–631
 - Current sampling 426, 427
 - Current-series feedback topology 434, 443–448
 - Equivalent circuit 443, 444
 - Gain 443–444
 - Input resistance 444–445
 - Output resistance 445
 - Practical circuits 445–446
 - Schematic arrangement 443, 444
 - Current-shunt feedback topology 434, 448–452
 - Equivalent circuit 448, 449
 - Gain 449
 - Input resistance 449–450
 - Output resistance 450
 - Practical circuits 450–451
 - Schematic arrangement 448, 449
 - Current-to-voltage converter 691–692
 - Cut-off region-BJT 71, 76, 81
 - Common-base configuration 76
 - Common-collector configuration 84
 - Cut-in voltage-diode 29
- D**
- Dark current 56, 262
 - Darlington amplifier 338–343
 - DC current gain – transistor (see β)
 - Dee-star 252, 253
 - DE-MOSFET (see depletion MOSFET)
 - Depletion MOSFET 171–173, 192–194
 - Biasing 192–194
 - Characteristics curves 172, 173
 - Construction 171
 - N-channel depletion MOSFET 171–173
 - Operation 172
 - P-channel depletion MOSFET 171, 172
 - Depletion MOSFET – biasing configuration 192–194
 - Depletion region – diode 26
 - Desensitivity parameter 430
 - Detectivity 252, 253
 - DIAC 215, 229–230
 - Difference amplifier – opamp 661
 - Differential amplifier 629–634
 - Differential gain 630, 639
 - Differentiator 511, 513–514, 664–665
 - Opamp-based differentiator 664–665
 - RC differentiator circuit 511
 - RL differentiator circuit 513–514
 - Diffusion capacitance – diode 37, 38
 - Diffusion current 20
 - Diffusion transistor 96, 97
 - Mesa transistor 97
 - Planar transistor 97
 - Digital IC-based monostable multivibrator 535, 536
 - 4098B 535
 - 74121 535
 - 74122 535
 - 74123 535, 536
 - 74221 535
 - Digital light processing technology 289, 290
 - Digital micromirror device 290
 - Diode 25–67
 - Breakdown diode 48–50
 - Capacitance 33, 37–38
 - Dynamic V–I characteristics 45
 - Equivalent circuits 38–43
 - Forward bias 27
 - Ideal diode 28
 - Lead identification 58–59
 - LED (see light-emitting diode)
 - Light-emitting diode 54–55
 - Load-line analysis 43–48
 - P-junction 25–28
 - Packages 58–59
 - Parallel connection 57–58
 - Photodiode 56, 57
 - Point-contact diode 54
 - Power diode 54
 - Practical diode 29
 - Resistance 33–37
 - Reverse bias 27–28
 - Schottky diode 53–54
 - Series connection 56–57
 - Specifications 31–33
 - Testing 59–60
 - Tunnel diode 51–53
 - Varactor diode 50–51
 - V–I characteristics 29–31
 - Diode capacitance 33, 37–38
 - Diffusion capacitance 37, 38
 - Space charge capacitance (see transition capacitance)
 - Storage capacitance (see diffusion capacitance)
 - Transition capacitance 37–38
 - Diode-equivalent circuits 38–43
 - Ideal diode model 39–40
 - Piecewise equivalent model 38–39
 - Simplified equivalent model 39, 40
 - Diode ON resistance 29
 - Diode resistance 33–37
 - Average AC resistance 36
 - Dynamic resistance 33, 35–36

- Static resistance 33, 34
 - Diode specifications 31–33
 - Ampere square seconds 32
 - Diode capacitance 33, 37–38
 - Diode resistance 33–37
 - Forward current 31
 - Forward recovery time 33
 - Forward voltage 31
 - Maximum average rectified current 32
 - Maximum junction temperature 32
 - Maximum power dissipation rating 32
 - Peak forward surge current 32
 - Peak inverse voltage (see reverse breakdown voltage)
 - Peak repetitive forward current 32
 - Power dissipation 32
 - Reverse breakdown voltage 29, 31, 32
 - Reverse current 32
 - Reverse recovery time 33
 - Reverse voltage 31
 - Diode – lead identification 58–59
 - Diode – packages 58–59
 - Diode – testing 59–60
 - Diodes – parallel connection 57–58
 - Diodes – series connection 56–57
 - Direct band gap semiconductor 6
 - Direct coupled amplifier 303, 304
 - Direct drive LCD display 285–286, 288
 - Discontinuous mode-externally driven flyback converter 597–599
 - Discrimination ratio 281
 - Display 249, 251, 278–290
 - Characteristics 278
 - Emerging technology 289–290
 - Types 278–290
 - Display characteristics 278
 - Brightness 278
 - Contrast 278
 - Contrast ratio 278
 - Legibility 278
 - Readability 278
 - Display types 278–290
 - Bar graph display 278, 279
 - Cathode ray tube display 279, 288–289
 - CRT (see cathode ray tube display)
 - Digital light processing technology 289, 290
 - DLP (see digital light processing technology)
 - Dot-matrix display 278–279
 - Electronic ink display 289, 290
 - FED (see field emission display)
 - Large displays 278, 279
 - LCD (see liquid crystal display)
 - LED (see light emitting diode)
 - Light-emitting diode 279–284
 - Liquid crystal display 279, 284–288
 - OLED (see organic light-emitting diode)
 - Organic light-emitting diode 289, 290
 - Plasma display 289, 290
 - Segmented display 278, 279
 - DLP (see digital light processing technology)
 - Donor energy level 11–12
 - Donor impurity atom (see pentavalent impurity atom)
 - Doping 10–12
 - Drain 166–167, 171, 172, 174
 - Drain resistance – FET 178
 - Dynamic drain resistance 178
 - Static drain resistance 178
 - Drain-source ON voltage 181
 - Drift current 20
 - Dual-gate MOSFET 204–205
 - Dynamic drain resistance-FET 178
 - Dynamic resistance-diode 33, 35–36
 - Dynamic V–I characteristics – diode 45
- ## E
- Early effect 74–75
 - Ebers-Moll model 86–87
 - Efficacy 250
 - Electron gun 288, 289
 - Electronic ink display 289, 290
 - Emitter 70
 - Emitter–base junction 71
 - Emitter-bias configuration 105, 110–115
 - Advantages 112–113
 - DC analysis 110–112
 - Disadvantages 112–113
 - Load-line analysis 112, 113
 - Emitter current 72, 73
 - Emitter-follower configuration (see common-collector configuration)
 - Emitter-follower regulator 548, 565–566, 567
 - Negative output 566
 - Positive output 565–566
 - Using Darlington amplifier (negative output) 566, 567
 - Using Darlington amplifier (positive output) 566
 - E-MOSFET (see enhancement MOSFET)
 - Energy band gap (see forbidden band gap)
 - Energy band diagram 2, 3, 4
 - Conductor 2, 3
 - Insulator 2
 - Semiconductor 4
 - Enhancement MOSFET 171, 173–178, 194–199
 - Biasing 194–199
 - Characteristic curves 174–176
 - Construction 173–174
 - N-channel enhancement MOSFET 173–176
 - Operation 173–174
 - P-channel enhancement MOSFET 173–174

- Enhancement MOSFET-biasing configurations 194–199
 - Feedback biasing configuration 194–196
 - Voltage-divider biasing configuration 196–199
- Epitaxial transistor 96, 98
- Equivalent circuit – diode 38–43
- Externally driven flyback converter 593, 594–604
 - Design procedure 599–602
 - Externally driven flyback DC-to-DC converter with pulse width modulation control 595
 - Off-line externally driven flyback AC-to-DC converter 596–597
 - Off-line multiple output flyback DC-to-DC converter 596–597
- Externally driven flyback DC-to-DC converter with pulse width modulation circuit 595
- Externally driven push–pull converter 606
- Extrinsic photoconductor 255
- Extrinsic semiconductor 4, 10–18
 - N-type extrinsic semiconductor 10–14
 - P-type extrinsic semiconductor 14–18
- F**
- FED (see field emission display)
- Feedback amplifiers 423–456
- Feedback network 426, 427, 428
 - Series connection 426, 427
 - Shunt connection 426, 428
- Feedback topologies 434–452
 - Current-series feedback topology 434, 443–448
 - Current-shunt feedback topology 434, 448–452
 - Series-series feedback topology (see current-series feedback topology)
 - Series-shunt feedback topology (see voltage-series feedback topology)
 - Shunt-series feedback topology (see current-shunt feedback topology)
 - Shunt-shunt feedback topology (see voltage-shunt feedback topology)
 - Voltage-series feedback topology 434–439
 - Voltage-shunt feedback topology 434, 440–443
- Fermi–Dirac probability function 8, 9, 13, 16–17
 - Intrinsic semiconductor 8, 9
 - N-type extrinsic semiconductor 13
 - P-type extrinsic semiconductor 16–17
- Fermi level 8, 9, 13, 16–17
 - Intrinsic semiconductor 8, 9
 - N-type extrinsic semiconductor 13
 - P-type extrinsic semiconductor 16–17
- Field effect transistor – applications 200–203
 - Amplifier 200
 - Analog switch 200
 - Current limiter 200, 201
 - Multiplexer 200
 - Oscillator 201
 - Voltage variable-resistor 200–201
- Field effect transistor characteristic parameters 178–180
 - Amplification factor 178–179
 - Drain resistance 178
 - Transconductance 178–179
- Field effect transistor – specifications 180–181
 - Drain source ON voltage 181
 - Forward transconductance 181
 - Gate leakage current 181
 - Input capacitance 181
 - ON-state drain current 181
 - Output capacitance 181
 - Output conductance 181
 - Pinch-off voltage 181
 - Power dissipation 180–181
 - Reverse gate-source breakdown voltage 180
 - Reverse transfer capacitance 181
 - Saturation drain current 181
 - Threshold voltage 181
- Field effect transistor – testing 203–204
- Field effect transistor – configurations 183–199
 - Junction field transistor configurations 183–192
 - Metal oxide semiconductor field effect transistor configuration 192–199
- FET (see field effect transistor)
- Field effect transistor 165–214
 - Applications 200–203
 - BJTs vs. FETs 165–166
 - Characteristic parameters 178–180
 - CMOS devices 206–207
 - Configurations 183–199
 - Dual-gate MOSFET 204–205
 - Insulated gate bipolar transistor 207–209
 - JFET (see junction field effect transistor)
 - Junction field effect transistor 166–171, 178–179, 180–182, 183–192, 203
 - Metal oxide semiconductor field effect transistor 171–183, 192–204
 - MOSFET (see metal oxide semiconductor field effect transistor)
 - Specifications 180–181
 - Testing 203–204
 - VMOS devices 205–206
- Field emission display 289, 290
- Filter 547, 548, 558–565
 - π -filter (see CLC filter)
 - Capacitor filter 559–561
 - Choke filter (see inductor filter)
 - CLC filter 563
 - Inductor filter 558–559
 - LC filter 561–563
- First-order filter 680–681
 - High-pass filter 680–681

- Low-pass filter 680–681
 - Fixed-bias configuration 105–110
 - Advantages 109
 - DC analysis 105–107
 - Disadvantages 109
 - Load-line analysis 107–109
 - Flicker noise 253, 254
 - Flux 250
 - Flyback converter 592, 593–604
 - Externally driven flyback converter 593, 594–604
 - Self-oscillating flyback converter 593–594
 - Flyback converter – operational modes 597–599
 - Continuous mode 597–599
 - Discontinuous mode 597–599
 - Foldback current limiting 569–571
 - Foot-candle 248
 - Forbidden bandgap 2
 - Forward bias – diode 27
 - Forward blocking state – PNP diode 222
 - Forward converter 592, 604–605
 - Off-line forward converter 604–605
 - Forward current – diode 31
 - Forward recovery time – diode 33
 - Forward transconductance – FET 181
 - Forward voltage – diode 31
 - Fourth harmonic distortion component 392
 - Free electron 11
 - Frequency stability – oscillators 494–495
 - Full-bridge converter 608
 - Full-bridge topology – class D amplifier 416–417
 - Full-wave rectifier 550, 553–554, 556
- G**
- Gain-bandwidth product – BJT 87, 88
 - Gain-bandwidth product – opamp 636
 - Gain stability – negative feedback 429, 430
 - Gamma (see γ)
 - Gate 166–167, 171, 172, 174
 - Gate leakage current 181
 - Gate turn-OFF thyristor 241
 - General-purpose opamp 643, 644
 - General-purpose precision linear voltage regulator 576–577
 - Generation-recombination noise 253, 254
 - Germanium 2–3
 - Germanium diode 29, 30
 - Giacoletto model (see hybrid- π model)
 - Grown-junction type transistor 96
 - GTO (see gate turn-OFF thyristor)
- H**
- h-parameters 305–307
 - h_{11} 305, 306
 - h_{12} 305, 306
 - h_{21} 305, 306
 - h_{22} 305, 306–307
 - Open-circuit output admittance parameter (see h_{22})
 - Open-circuit reverse transfer voltage ratio parameter (see h_{12})
 - Short-circuit forward transfer current ratio parameter (see h_{21})
 - Short-circuit input impedance parameter (see h_{11})
 - h-parameters – BJT – graphical determination 312–314
 - h_{11} 305, 306
 - h_{12} 305, 306
 - h_{21} 305, 306
 - h_{22} 305, 306–307
 - Half-bridge converter 608
 - Half-bridge topology – class D amplifier 416–417
 - Half-wave rectifier 550, 552–553, 556
 - Hall coefficient 21
 - Hall effect 21–22
 - Hall voltage 21
 - Handling MOSFET 182–183
 - Harmonic distortion 389–393
 - Hartley oscillator 479, 481–482
 - Hartley oscillator configured using a BJT 481, 482
 - Hartley oscillator configured using an opamp 481, 482
 - Heat sink 95
 - h_f (see h_{21})
 - h_{fb} 308, 309, 310
 - h_{fc} 308, 309
 - h_{FE} (see β)
 - h_{fe} 81, 87, 307–308, 309, 313
 - h_i (see h_{11})
 - h_{ib} 308, 309, 310
 - h_{ic} 308, 309, 310
 - h_{ie} 307–308, 309, 312
 - High-frequency response of amplifiers 357–384
 - BJT amplifier 357–374
 - FET amplifier 374–378
 - Cascaded amplifier stages 378–380
 - High-frequency response of BJT amplifier 357–374
 - CC amplifier 371–374
 - CE amplifier 357–366
 - High-frequency response of cascaded amplifier stages 378–380
 - High-frequency response of common-collector transistor amplifier 371–374
 - High-frequency response of common-drain FET amplifier 377–378
 - High-frequency model for common-emitter transistor amplifier 357–366
 - CE short-circuit current gain 362–366
 - Hybrid- π conductances 358–361
 - Hybrid- π capacitances 361
 - Variation of hybrid- π parameters 361–362
 - High-frequency response of common-source FET amplifier 374–377
 - High-frequency response of FET amplifier 374–378
 - Common-drain amplifier 377–378
 - Common-source amplifier 374–377

- High speed opamp 643, 644
- h_o (see h_{22})
- h_{ob} 308, 309, 310
- h_{oc} 308, 309
- h_{oe} 307–308, 309, 313–314
- Holding current – PNP diode 222, 223
- Holding current – thyristor 231, 232
- Holding voltage – PNP diode 222, 223
- Holding voltage – thyristor 231, 232
- Hole 4
- Hot-carrier diode (see Schottky diode)
- h-parameter model 305–328
- h_r (see h_{12})
- h_{rb} 308, 309, 310
- h_{rc} 308, 309
- h_{re} 307–308, 309, 312–313
- Hybrid model – bipolar junction transistor 307–314
- Common-base configuration 308, 310
 - Common-collector configuration 308, 309
 - Common-emitter configuration 307–308
 - Graphical determination of h-parameters 312–314
 - Relationship between h-parameters of different configurations 309
- Hybrid model – bipolar junction transistor amplifier 314–319
- Current gain 315–316
 - Input impedance 316
 - Output admittance 317
 - Voltage gain 316–317
- Hybrid parameter model (see h-parameter model)
- Hybrid parameters (see h-parameters)
- Hybrid- π conductances 358–361
- Base-spreading resistance 358–359
 - Conductance between terminals B' and C (see feedback conductance)
 - Conductance between terminals B' and E (see input conductance)
 - Conductance between terminals C and E 359–360
 - Feedback conductance 359
 - Input conductance 360
 - Transconductance 361
- Hybrid- π model 357–362
- Hybrid- π conductances 358–361
 - Hybrid- π capacitances 361
 - Variation of hybrid- π parameters 361–362
- Hysteresis 530, 674–675
- I**
- I^2t rating – diode (see ampere square seconds – diode)
- I^2t rating – thyristor (ampere squared seconds – thyristor)
- IC 723 576–577
- High positive output voltage regulator using IC 723 576–577
 - Internal schematic 576
 - Low positive output voltage regulator using IC 723 576–577
- Ideal diode 28
- Ideal diode model 39–40
- Ideal opamp 635–636
- IGBT (see insulated gate bipolar transistor)
- Illuminance 252
- Image intensifier 252, 273, 274
- Generation 0 device 274
 - Generation 1 device 274
 - Generation 2 device 274
 - Generation 3 device 274
 - Generation 4 device 274
- Imaging sensor 252
- Indirect band gap semiconductor 6
- Inductor filter 558–559
- Input bias current – opamp 642
- Input capacitance – FET 181
- Input characteristics – BJT 73–75, 78–79, 83, 84
- Common-base configuration 73–75
 - Common-emitter configuration 78–79
 - Common-collector configuration 83, 84
- Input offset current – opamp 642
- Input offset voltage – opamp 642
- Input impedance – opamp 636, 641
- Instrumentation opamp 643, 645–646, 687–689
- Insulated gate bipolar transistor 207–209
- Insulator 1–2
- Integrated circuit multivibrator 535–542
- Digital IC-based monostable multivibrator 535, 536
 - Timer IC-based multivibrator 535–540
- Integrator 505–506, 512–513, 663–664
- RC integrator circuit 505–506
 - RL integrator circuit 512–513
 - Opamp-based integrator 663–664
- Intensity 250
- Internally compensated opamp 638
- Intrinsic photoconductor 255
- Intrinsic semiconductor 4–10
- Direct band gap semiconductor 6
 - Intrinsic band gap semiconductor 6
- Intrinsic stand-off ratio – UJT 216
- Inverting amplifier – opamp 652–653
- Inverting input – opamp 628
- Inverting regulator 613, 616–617
- Inverting zero-crossing detector 672–673
- Isolation opamp 643, 646–647
- Optically coupled isolation opamp 646–647
 - Transformer-coupled isolation opamp 646–647
- J**
- JFET (see junction field effect transistor)
- JFET – biasing configurations 183–192
- Common-drain configuration 190–192
 - Common-gate configuration 192

- Common-source configuration 183–190
 - JFET – characteristic curves 167–170
 - Ohmic region 168, 169
 - Pinch-off condition 168
 - Pinch-off voltage 168, 169
 - Saturation region 168, 169
 - Shockley's equation 169–170
 - Transfer characteristics 170
 - Voltage-controlled resistance region (see ohmic region)
 - JFET-parameters 178–179
 - Johnson noise 253–254
 - Junction field effect transistor 166–171, 178–179, 180–182, 183–192, 203
 - Biasing configurations 183–192
 - Characteristic curves 167–170
 - Characteristic parameters 178–180
 - Construction 166–167
 - Drain 166–167
 - Effect of temperature 170–171
 - Gate 166–167
 - JFET vs MOSFET 182
 - N-channel JFET 166–170
 - P-channel JFET 166–167, 170
 - Principle of operation 166–167
 - Source 166–167
 - Specifications 180–181
 - Testing 203
- K**
- Knee voltage – diode (see cut-in voltage diode)
- L**
- Lag-type RC phase shift oscillator 461–464
 - Lag-type T-network 470
 - Lagging-type phase shifter 685–686
 - Large signal amplifier 385–422
 - Characteristics 389–393
 - Class A amplifier 386, 393–405
 - Class AB amplifier 386, 387, 413
 - Class B amplifier 386–387, 405–413
 - Class C amplifier 386, 387, 388, 413–414
 - Class D amplifier 386, 388, 414–417
 - Class E amplifier 386, 388
 - Class F amplifier 386, 388
 - Class G amplifier 388
 - Class H amplifier 388
 - Classification 386–388, 393–417
 - Thermal management 417–418
 - Large signal amplifier – characteristics 389–393
 - Efficiency 389
 - Harmonic distortion 389–392
 - Large signal amplifier – classification 386–388, 393–417
 - Class A amplifier 386, 393–405
 - Class AB amplifier 386, 387, 413
 - Class B amplifier 386–387, 405–413
 - Class C amplifier 386, 387, 388, 413–414
 - Class D amplifier 386, 388, 414–417
 - Class E amplifier 386, 388
 - Class F amplifier 386, 388
 - Class G amplifier 388
 - Class H amplifier 388
 - Large signal bandwidth – opamp 638
 - Latching current – thyristor 231, 233
 - Latching optocoupler 291, 292
 - Law of mass action 18–19
 - LC filter 561–563
 - LC oscillator 460, 479–488
 - Armstrong oscillator 479–481
 - Clapp oscillator 479, 484–485
 - Colpitt oscillator 479, 483–484
 - Feedback coupling arrangements 479
 - Hartley oscillator 479, 481–482
 - LCD – response time 287
 - OFF time 287
 - ON time 287
 - LCD TFD display (see LCD thin film diode display)
 - LCD TFT display (see LCD thin film transistor display)
 - LCD thin film diode display 288
 - LCD thin film transistor display 279, 288
 - LCD (see liquid crystal display)
 - LDR (see photoconductor)
 - Lead identification – diode 58–59
 - Lead identification – BJT 89–92
 - Lead-type phase shifter 686
 - Lead-type RC phase shift oscillator 464–465
 - Lead-type T-network 466
 - LED (see light-emitting diode)
 - LED characteristic curves 280, 281
 - Directional characteristics 280, 281
 - Light output vs. Input current 280, 281
 - Spectral distribution curves 280, 281
 - V–I characteristics 280, 281
 - LED parameters 280–281
 - Candle power 280, 281
 - Forward voltage 280, 281
 - Peak spectral emission 280, 281
 - Radiant output power 280, 281
 - Spectral bandwidth 280, 281
 - Legibility 278
 - Light-dependent resistor (see photoconductor)
 - Light-emitting diode 54–55, 249, 251, 279–284
 - Characteristic curves 280, 281
 - Drive circuits 281–283
 - LEDs in parallel 282–283
 - LEDs in series 282–283
 - Parameters 280–281

710 Index

- Line regulation 582
- Linear IC voltage regulator 576–582
 - General-purpose precision linear voltage regulator 576–577
 - Three-terminal regulator 577–582
- Linear power supply 547–590
 - Constituents 547–584
- Linear power supply – constituents 547–584
 - Filter 547, 548, 558–565
 - Linear regulator 547, 548, 565–584
 - Mains transformer 547, 548–550
 - Rectifier 547, 548, 550–551
- Linear regulator 547, 548, 565–584
 - Linear current regulator 565
 - Linear voltage regulator 548, 565–584
- Linear voltage regulator 548, 565–584
 - Emitter-follower regulator 548, 565–566, 567
 - IC voltage regulator 576–582
 - Series-pass regulator 548, 565, 566–571
 - Shunt regulator 548, 565, 571–573
- Liquid crystal 284
- Liquid crystal display 279, 284–288
 - Advantages 288
 - Construction 284–285
 - Disadvantages 288
 - Driving a LCD 285–287
 - Response time 287
 - Types 285–288
- Liquid crystal display – types 285–288
 - Active LCD display 288
 - Direct drive LCD 285–286, 288
 - Multiplex drive LCD 285–287, 288
 - Passive LCD display 288
 - Reflective LCD display 287
 - Transmissive LCD display 287, 288
 - Transreflective LCD display 287, 288
- LM 117/217/317 577–579
- LM 120XX/320XX series 577
- LM 137/237/337 577–579
- LM 140XX/340XX-series 577
- LM/MC 78XX-series 577–578
- LM/MC 79XX-series 577–578
- Load-line analysis – diode circuits 43–48
 - AC applied voltage 44–46
 - DC applied voltage 43–44
- Load regulation 582
- Long-tail pair 629
- Loop gain 428, 429, 638
- Low-frequency response – amplifier 304, 344–351
 - BJT amplifier 345–347
 - Cascaded amplifier 350–351
 - FET amplifier 347–349
- Low-frequency response – BJT amplifier 345–347
 - Effect of bypass capacitor 345, 346–347
 - Effect of input coupling capacitor 345
 - Effect of output coupling capacitor 345, 346
- Low-frequency response – cascaded amplifier 350–351
- Low-frequency response – FET amplifier 347–349
 - Effect of input coupling capacitor 347
 - Effect of output coupling capacitor 347–348
 - Effect of source capacitor 347–348
- Low temperature germanium bolometer 276
- Lower cut-off frequency 304
- Lumen 250
- Luminance 252
- Luminous intensity (see photometric intensity)
- Lux 252
- M**
- Mains transformer 547, 548–550
 - Design 548–549
 - Primary current 549
 - Secondary current 549
 - Turns per volt 548
- Majority carriers 12, 16
- Maximum average rectified current – diode 32
- Maximum junction temperature – diode 32
- Maximum power dissipation rating – diode 32
- Maximum power point 266
- Maximum ratings – BJT 88, 89
- MCP (see microchannel plate)
- Meissner oscillator (see Armstrong oscillator)
- Mesa transistor 97
- Metal bolometers 276
- Metal oxide semiconductor field effect transistor 171–183,
192–204
 - Biasing configurations 192–199
 - Characteristic parameters 178–180
 - DE-MOSFET (see depletion MOSFET)
 - Depletion MOSFET 171–173, 192–194
 - E-MOSFET (see enhancement MOSFET)
 - Enhancement MOSFET 171, 173–178, 194–199
 - Handling 182–183
 - JFET vs. MOSFET 182
 - Specifications 180–181
 - Testing 203–204
- Microchannel plate 274
- Miller's theorem 366–369
- Minority carriers 12, 16
- Monochrome CRT display 288–289
- Monoshot (see monostable multivibrator)
- Monostable multivibrator 527, 530–531, 532, 533,
535, 536, 537–540
 - Digital IC-based monostable multivibrator 535, 536
 - Quasi-stable state 531
 - Retriggerable monostable multivibrator 531, 533
 - Schematic 530–531

- Timer IC 555 537–540
 - Timing waveforms 530–531, 532
 - MOSFET (see metal oxide semiconductor field effect transistor)
 - MOSFET-biasing configurations 192–199
 - Depletion MOSFET 192–194
 - Enhancement MOSFET 194–199
 - MPP (see maximum power point)
 - Multiplex drive LCD display 285–287, 288
 - Multistage amplifier (see cascaded amplifier)
 - Multivibrator 527–542
 - Astable multivibrator 527, 531–534
 - Bistable multivibrator 527–529
 - Integrated circuit multivibrator 535–542
 - Monostable multivibrator 527, 530–531, 532, 533, 535, 536, 537–540
- N**
- N-channel depletion MOSFET 171–173
 - N-channel enhancement MOSFET 173–176
 - N-channel JFET 166–170
 - N-type extrinsic semiconductor 10–14
 - Narrow band-pass filter 682–683
 - Narrow band-rectifier filter 683
 - Negative clamper 520–521
 - Negative feedback 425–452
 - Advantages 429–431
 - Disadvantages 429, 432
 - Effect on gain 426–428, 429, 430
 - Feedback network 426, 427, 428
 - Feedback topologies 430–448
 - Negative feedback amplifiers 425–429
 - Sampling network 426, 427
 - Negative feedback – advantages 429–431
 - Bandwidth 429, 430–431
 - Gain stability 429, 430
 - Noise 429, 431
 - Non-linear distortion 429, 431
 - Negative feedback – disadvantages 429, 432
 - Gain 429
 - Input resistance 429, 432
 - Output resistance 429, 432
 - Negative feedback – topologies (see feedback topologies)
 - NEP (see noise equivalent power)
 - Night vision device 270
 - Noise photosensor (see photosensor noise)
 - Noise equivalent power 252, 253
 - Nomograms 600
 - Non-latching optocoupler 291, 292
 - Non-imaging sensor 252
 - Non-inverting amplifier – opamp 654–655
 - Non-inverting input – opamp 628
 - Non-inverting zero-crossing detector 672, 673
 - Non-linear amplifier – opamp 689–690
 - Non-linear distortion 431
 - Non-repetitive peak reserve voltage – diode 32
 - Non-repetitive peak reverse voltage – thyristor 230, 231
 - Non-sinusoidal oscillator 457–458
 - Norton opamp 643, 645
 - Notch filter 469
 - NPN transistor 69, 70, 71–73
 - Nyquist noise (see Johnson noise)
- O**
- Off-line externally driven flyback AC-to-DC converter 596–597
 - Off-line forward converter 604–605
 - Opamp (see operational amplifier)
 - Offset drift – opamp 636, 642–643
 - Offset – opamp 636, 642–643
 - Input bias current 642
 - Input offset current 642
 - Input offset voltage 642
 - Output offset voltage 642
 - OLED (see organic light-emitting diode)
 - ON-state drain current 181
 - Opamp 627–699
 - Application circuits 651–699
 - Block diagram 628–634
 - Ideal opamp 635–636
 - Parameters 636–643
 - Practical opamp 634–635
 - Thevenin's equivalent 634–636
 - Types 643–647
 - Opamp – application circuits 651–699
 - Absolute value circuit 671–672
 - Active filters 680–685
 - Averager 662
 - Clamper 669–670
 - Clipper 668–669
 - Comparator 672–676
 - Current-to-voltage converter 691–692
 - Difference amplifier 661
 - Differentiator 664–665
 - Instrumentation amplifier 687–689
 - Integrator 663–664
 - Inverting amplifier 652–653
 - Non-inverting amplifier 654–655
 - Non-linear amplifier 689–690
 - Peak detector 670–671
 - Phase shifter 685–687
 - Rectifier 667–668
 - Relaxation oscillator 690–691
 - Sine-wave oscillator 694
 - Summing amplifier 659–661
 - Voltage follower 655–656
 - Voltage-to-current converter 692–693

712 Index

- Opamp parameters 636–643
 - Bandwidth 636–638
 - CMRR (see common mode rejection ratio)
 - Common mode rejection ratio 636, 639, 640
 - Input impedance 636, 641
 - Offset drift 636, 642–643
 - Offset 636, 642–643
 - Open-loop gain 636, 638–639
 - Output impedance 636, 641
 - Power supply rejection ratio 636, 639–640
 - PSRR (see power supply rejection ratio)
 - Setting time 636, 641–642
 - Slew rate 636, 638
 - Opamp types 643–647
 - Current differencing opamp (see Norton opamp)
 - General-purpose opamp 643, 644
 - High speed opamp 643, 644
 - Instrumentation opamp 643, 645–646
 - Isolation opamp 643, 646–647
 - Norton opamp 643, 645
 - Comparator 643, 644
 - Power opamp 643, 644
 - Precision opamp 643, 644
 - Open circuit output admittance parameter (see h_{22})
 - Open circuit reverse transfer voltage ratio parameter (see h_{12})
 - Open loop gain – opamp 636, 638–639
 - Operating point (see quiescent point)
 - Operational amplifier (see opamp)
 - Optically coupled isolation opamp 646–647
 - Optocoupler 249, 250, 251, 291–297
 - Application circuits 293–294
 - Construction 291, 292
 - Parameters 291–293
 - Optocoupler parameters 291–293
 - Bandwidth 291, 293
 - CTR (see current transfer ratio)
 - Current transfer ratio 291
 - Forward optocoupling efficiency 291
 - Input current 291, 293
 - Isolation voltage 291
 - $V_{CE(max)}$ 293
 - Optoelectronic devices 249–301
 - Display 249, 251, 278–290
 - Optocoupler 249, 250, 251, 291–297
 - Photometric units 250–252
 - Photosensor 249, 250, 251, 252–277
 - Radiometric units 250–252
 - Optoelectronics 250
 - Optoisolator (see optocoupler)
 - Organic light-emitting diode 289, 290
 - Oscillator 457–501
 - Non-sinusoidal oscillator 457–458
 - Sinusoidal oscillator 457–501
 - Output capacitance-FET 181
 - Output characteristics-BJT 75–77, 79, 83, 84
 - Common-base configuration 75–77
 - Common-emitter configuration 79
 - Common-collector configuration 83, 84
 - Output conductance-FET 181
 - Output impedance – power supply 582
 - Output offset voltage 642
 - Output impedance – opamp 636, 641
- ## P
- P-channel depletion MOSFET 171, 172
 - P-channel enhancement MOSFET 173–174
 - P-channel JFET 166–167, 170
 - P-N junction 25–28
 - P-type extrinsic semiconductor 14–18
 - Packages – diode 58–59
 - Packages – BJT 89–92
 - Parallel connection – LEDs 282–283
 - Parallel connection – power converters 618–619
 - Parallel connection – thyristors 234–235
 - Parallel resonant frequency – crystal 489–490
 - Passive LCD display 288
 - PDP (see plasma display)
 - Peak detector – opamp 670–671
 - Peak forward surge current – diode 32
 - Peak inverse voltage – diode (see reverse breakdown voltage – diode)
 - Peak inverse voltage – rectifier 550, 551
 - Peak OFF-state voltage – thyristor (see break-over voltage – thyristor)
 - Peak point – UJT 217, 218
 - Peak repetitive forward current – diode 32
 - Peltier effect 418
 - Pentavalent impurity atom 11
 - Phase shifters 685–687
 - Lagging-type phase shifter 685–686
 - Lead-type phase shifter 686
 - Photoconductive mode 56, 262, 264, 265
 - Photoconductor 249, 251, 252, 255–259
 - Application circuits 255–258
 - Construction 255, 256
 - Extrinsic photoconductor 255
 - Intrinsic photoconductor 255
 - Material 255
 - Photodiode 56, 57, 249, 251, 252, 259–268
 - APD (see avalanche photodiode)
 - Application circuits 263–264, 265
 - Avalanche photodiode 259, 261–262
 - Modes 56, 262
 - Operation 262, 263–264, 265
 - Photoconductive mode 262, 264, 265
 - Photovoltaic mode 262, 263
 - PIN photodiode 259, 261
 - PN photodiode 259–260

- Schottky photodiode 259, 261
- Specifications 56
- Spectral response 56, 259, 260
- Types 259–262
- V – I characteristics 262
- Photodiode – operation 262, 263–264, 265
 - Photoconductive mode 262, 264, 265
 - Photovoltaic mode 262, 263
- Photodiode types 259–262
 - APD (see avalanche photodiode)
 - Avalanche photodiode 259, 261–262
 - PIN photodiode 259, 261
 - PN photodiode 259–260
 - Schottky photodiode 259, 261
- Photoelectric sensor 251, 252, 255–277
 - Image intensifiers 252, 273, 274
 - Imaging sensor 252
 - Non-imaging sensor 252
 - PhotoFET 249, 251, 252, 270, 271
 - Photo multiplier tube 248, 269–270
 - PhotoSCR 249, 251, 252, 270, 271–272
 - PhotoTRIAC 249, 251, 252, 270, 272
 - Photoconductor 249, 251, 252, 255–259
 - Photodiode 249, 251, 252, 259–268
 - Photoemissive sensor (see sensor with external photoeffect)
 - Phototransistor 249, 251, 252, 268–270
 - Photosensors with external photoeffect 251, 252, 273–277
 - Photosensors with internal photoeffect 251, 252, 255–273
 - Vacuum photodiode 252, 273
- Photoemissive sensor (see photosensors with external photoeffect)
- PhotoFET 249, 251, 252, 270, 271
- Photometric flux 250
- Photometric intensity 250–252
- Photometric units 250–252
- Photometry 250
- Photomultiplier tube 252, 273–274
- Photoresistor (see photoconductor)
- PhotoSCR 249, 251, 252, 270, 271–272
- Photosensor 249, 250, 251, 252–277
 - Characteristic parameters 252–254
 - Photoelectric sensor 251, 252, 255–277
 - Thermal sensor 251, 252, 275–277
- Photosensor with external photoeffect 252, 273–277
 - Image Intensifier 252, 273, 274
 - Photomultiplier tube 252, 273–274
 - PMT (see photomultiplier tube)
 - Vacuum photodiode 252, 273
- Photosensor – characteristic parameters 252–254
 - 1/f noise (see flicker noise)
 - Dee-star 252, 253
 - Detectivity 252, 253
 - Flicker noise 253, 254
 - Generation-recombination noise 253, 254
 - Johnson noise 253–254
 - NEP (see noise equivalent power)
 - Noise 252, 253–254
 - Noise equivalent power 252, 253
 - Nyquist noise (see Johnson noise)
 - Quantum efficiency 252, 253
 - Quantum yield (see quantum efficiency)
 - Response time 252, 253
 - Responsivity 252, 253
 - Rise time 253
 - Sensitivity 252
 - Shot noise 253, 254
 - Spectral response 252, 254
 - Thermal noise (see Johnson noise)
 - Time constant 253
- Photosensor – noise 252, 253–254
 - 1/f noise (see flicker noise)
 - Flicker noise 253, 254
 - Generation-recombination noise 253, 254
 - Johnson noise 253–254
 - Nyquist noise (see Johnson noise)
 - Shot noise 253, 254
 - Thermal noise (see Johnson noise)
- Phototransistor 94, 249, 251, 252, 268–270
 - Application circuits 269
- PhotoTRIAC 249, 251, 252, 270, 272
 - Non-zero crossing photoTRIAC 272
 - Zero crossing photoTRIAC 272
- Photovoltaic mode 58, 262, 263
- Piecewise equivalent model – diode 38–39
- Pierce oscillator 492–493
- PIN photodiode 259, 261
- Pinch-off voltage-JFET 168, 169
- Pinch-off voltage-FET 181
- Planar transistor 97
- Plasma display 289, 290
- PMT (see photomultiplier tube)
- P-N junction 25–28
- PN photodiode 259–260
- PNP transistor 69, 70–71
- PNPN diode 215, 220–227
 - Characteristics 222–223
 - Construction 220–221
 - Forward blocking state 222
 - Holding current 222, 223
 - Holding voltage 222, 223
 - Material 222
 - Operation 220–222
 - Rate effect 226–227
 - Relaxation oscillator 224–225
 - Saturation region 222
 - Transition region 222

Point-contact diode 54
 Point-contact transistor 96
 Polarizer 284
 Positive clamper 522
 Positive feedback 458, 459
 Power amplifier (see large signal amplifier)
 Power amplifier – thermal management 417–418
 Heat sink 418
 Thermoelectric coolers 418
 Power converters – parallel connection 618–619
 Power converters – series connection 618
 Power derating curve – BJT 95, 147
 Power diode 54
 Power dissipation – BJT 88–89, 146–147
 Power dissipation – diode 32
 Power dissipation – FET 180–181
 Power opamp 643, 644
 Power supply rejection ratio – opamp 636, 639–640
 Power transistor 94–95, 417
 Practical diode 29
 Practical opamp 634–635
 Precision opamp 643, 644
 Programmable unijunction transistor 241–242
 Construction 241–242
 V–I characteristics 242
 PSRR (see power supply rejection ratio)
 Punch-through effect (see Reach-through effect-BJT)
 Push–pull amplifier 403
 Push–pull converter 592, 605–612
 Design procedure 608–611
 Externally driven push–pull converter 606
 Full-bridge converter 608
 Half-bridge converter 608
 Self-oscillating push–pull converter with voltage multiplier chain 606–607
 Self-oscillating two-transistor one transformer push–pull converter 605–606
 Self-oscillating two transistor, two transformer push–pull converter 607
 Push–pull converter with voltage multiplier chain 606–607
 Push–pull converter – design procedure 608–611
 PUT (see programmable unijunction transistor)
 Pyroelectric sensor 251, 252, 275, 276–277
 Current mode pyroelectric sensor 277
 Voltage mode pyroelectric sensor 277

Q

Q-point (see operating point)
 Quadrature oscillator 460, 468–469
 Quantum efficiency 252, 253
 Quantum of feedback 424
 Quantum yield (see quantum efficiency)
 Quartz crystal 489–486

AC equivalent circuit 489
 Parallel resonant frequency 489–490
 Resonant frequencies 489–490
 Series resonant frequency 489–490
 Quasi-complementary push–pull class B amplifier 405, 410 – 412
 Quasi-stable state 531
 Quiescent point 44, 103–105

R

Radiant incidence 252
 Radiant – sterance 252
 Radiometric flux 250
 Radiometric intensity 250
 Radiometric units 250–252
 Radiometry 250
 Rate effect – PNP diode 226–227
 Ratio of rectification 550, 551
 RC-coupled amplifier 303–304
 RC differentiator circuit 511
 RC high pass filter 509–512
 As differentiator 511
 Frequency response 509–510
 Lower 3 dB cut-off frequency 509–510
 Response to pulse input 510
 RC integrator circuit 505–506
 RC low pass filter 503–509
 As integrator 505–506
 Frequency response 503–504
 Response to pulse input 505
 Response to step input 504–505
 Upper 3 dB cut-off frequency 504
 RC oscillator 460, 461–475
 Bubba oscillator 460, 467–468
 Quadrature oscillator 460, 468–469
 RC phase shift oscillator 460, 461–466
 Twin-T oscillator 460, 469–471
 Wien bridge oscillator 460, 471–475
 RC phase shift oscillator 460, 461–466
 Buffered RC phase shift oscillator 465–466
 Lag-type RC phase shift oscillator 461–464
 Lead-type RC phase shift oscillator 464–465
 Limitations 465
 Reach-through effect – BJT 88
 Readability 278
 Rectifier 547, 548, 550–557, 667–668
 Bridge rectifier 550, 555–556
 Characteristic parameters 550–551
 Full-wave rectifier 550, 553–554, 556
 Half-wave rectifier 550, 552–553, 556
 Opamp-based rectifier 667–668
 Rectifier – characteristic parameters 550–551
 Peak inverse voltage 550, 551
 PIV (see peak inverse voltage)

- Ratio of rectification 550, 551
 - Ripple factor 550–551
 - Ripple frequency 550
 - Transformer utilization factor 550, 551
 - TUF (see transformer utilization factor)
 - Reflective LCD display 283
 - Regulated power supply 547–625
 - Linear power supply 547–590
 - Parameters 582–584
 - Switched mode power supply 591–625
 - Regulated power supply parameters 582–584
 - Line regulation 582
 - Load regulation 582
 - Output impedance 582
 - Ripple rejection factor 582–583
 - Relaxation oscillator – opamp 690–691
 - Relaxation oscillator-UJT 218–219
 - Repetitive peak OFF-state voltage – thyristor 231, 232
 - Repetitive peak inverse voltage – diode 32
 - Repetitive peak reverse voltage – thyristor 230, 231
 - Response time – photosensor 252, 253
 - Rise time 253
 - Time constant 253
 - Resonant frequency – crystal 489–490
 - Parallel resonant frequency 489–490
 - Series resonant frequency 489–490
 - Responsivity 252, 253
 - Retriggerable monostable multivibrator 531, 533
 - Reverse active region – BJT 71
 - Reverse bias – diode 27–28
 - Reverse breakdown voltage – diode 29, 31, 32
 - Non-repetitive peak inverse voltage 32
 - Repetitive peak inverse voltage 32
 - Reverse current – diode 32
 - Reverse gate-source breakdown voltage – FET 180
 - Reverse leakage current – diode (see reverse saturation current – diode)
 - Reverse recovery time – diode 33
 - Storage time 33
 - Transition time 33
 - Reverse saturation current – diode 27, 28, 29, 30, 31
 - Reverse transfer capacitance – FET 181
 - Reverse voltage – diode 31
 - Ringing choke-type flyback converter (see self-oscillating flyback converter)
 - Ripple factor 550–551
 - Ripple frequency 550
 - Ripple rejection factor 582–583
 - Rise time – amplifier 381
 - RL differentiator circuit 513–514
 - RL integrator circuit 512–513
- S**
- Sag amplifier (see tilt amplifier)
 - Sampling network 426, 427
 - Current sampling 426, 427
 - Voltage sampling 426, 427
 - Saturation drain current – FET 181
 - Saturation region – BJT 71, 76–77, 81
 - Common-base configuration 76–77
 - Common-emitter configuration 81
 - Saturation region – PNP diode 222
 - SBS (see silicon bilateral switch)
 - Schmitt trigger 529–530
 - Transfer characteristics 530
 - Schottky diode 53–54
 - Schottky photodiode 259, 261
 - SCR (see silicon controlled rectifier)
 - Second harmonic distortion 390, 392
 - Second-order filter 681–682
 - High pass filter 681
 - Low pass filter 681
 - Seeback effect 275
 - Self-bias configuration (see emitter-bias configuration)
 - Self-oscillating flyback converter 593–594
 - Self-oscillating push-pull converter with voltage multiplier chain 606–607
 - Self-oscillating two-transistor one-transformer push-pull converter 605–606
 - Self-oscillating two-transistor two transformer push-pull converter 607
 - Semiconductor 1, 2–20
 - Extrinsic semiconductor 4, 10–18
 - Intrinsic semiconductor 4–10
 - Semi-log amplifier 689, 690
 - Series connection – LEDs 282–283
 - Series connection – power converters 618
 - Series connection – thyristors 234
 - Series resonant frequency – crystal 489–490
 - Series-fed Armstrong oscillator 481
 - Series-pass regulator 548, 565, 566–571
 - Current limiting 568–571
 - Foldback current limiting 569–571
 - Series-pass regulator using BJT as error amplifier 567–568
 - Series-pass regulator using opamp as error amplifier 568
 - Series-pass regulator with foldback current limiting 570–571
 - Series-pass regulator with overload protection 568–569
 - Series-series feedback topology (see current-series feedback topology)
 - Series-shunt feedback topology (see voltage-series feedback topology)
 - Settling time – opamp 636, 641–642
 - S-GTO (see symmetrical GTO thyristor)
 - Shockley diode (see PNP diode)
 - Shockley's diode equation 29
 - Shockley's equation – JFET 169–170
 - Short-circuit forward transfer current ratio parameter (see h_{21})

- Short-circuit gain bandwidth product – BJT 363, 364
- Short circuit input impedance parameter (see h_{11})
- Shorted emitter construction – thyristors 232
- Shot noise – photosensor 253, 254
- Shunt regulator 548, 565, 571–573
- Opamp-based shunt regulator 572–573
 - Shunt regulator with Darlington arrangement 572
- Shunt-fed Armstrong oscillator 480–481
- Shunt-series feedback topology (see current-shunt feedback topology)
- Shunt-shunt feedback topology (see voltage-shunt feedback topology)
- Silicon 2–3
- Silicon bilateral switch 215, 229
- Silicon controlled rectifier 215, 227–229, 235–240
- Applications 235–240
 - Breakover voltage 227
 - Construction 227
 - Gate-triggering characteristics 228–229
 - Operation 227
 - V–I characteristics 228
- Silicon diode 29, 30
- Silicon unilateral switch 215, 220
- Simplified hybrid model – bipolar junction transistor amplifier 320–328
- Common-base configuration 325–326
 - Common-collector configuration 323–325
 - Common-emitter configuration 320–323
- Simplified equivalent model – diode 39, 40
- Sine-wave oscillator (see sinusoidal oscillator)
- Sinusoidal oscillator 457–501
- Barkhausen criterion 458–459
 - Crystal oscillator 460, 488–493
 - Frequency stability 494–495
 - Initiation 459
 - LC oscillator 460, 479–488
 - RC oscillator 460, 461–475
 - Types 460–461
 - Voltage-controlled oscillator 493–494
- Sinusoidal oscillator – types 460–494
- Crystal oscillator 460, 488–493
 - LC oscillator 460, 479–488
 - RC oscillator 460, 461–475
 - Voltage-controlled oscillator 493–494
- Slew rate 636, 638
- Small signal analysis 305–355
- Small signal analysis – BJT amplifiers 314–328
- Small signal analysis – FET amplifiers 328–333
- Common-drain FET amplifier 330–331
 - Common-source FET amplifier 329–330
- Small signal bandwidth – opamp 636–638
- SMPS (see switched mode power supply)
- Solar cell 264–266
- Solar cell efficiency 266
- Source 166–167, 171, 172, 174
- Space charge capacitance – diode (see transition capacitance – diode)
- Stability factor 133–144
- $S_{I_{CO}}$ 133, 134–136, 140
- $S_{V_{BE}}$ 133, 136–138, 140
- S_{β} 133, 134, 138–140
- State drive LCD (see direct drive LCD)
- Static drain resistance – FET 178
- Static resistance – diode 33, 34
- Step-down regulator (see buck regulator)
- Step-up regulator (see boost regulator)
- Storage capacitance – diode (see diffusion capacitance–diode)
- Summing amplifier – opamp 659–661
- Summing differentiator – opamp 665
- Summing integrator – opamp 664
- Super beta amplifier (see Darlington amplifier)
- SUS (see silicon unilateral switch)
- Switched mode power supply 591–625
- Linear vs. Switched mode power supplies 592
 - Parallel connection – power converters 618–619
 - Series connection – power converters 618
 - Switching regulators 613–617
 - Types 592–612
- Switched mode power supply – types 592–612
- Flyback converter 592, 593–604
 - Forward converter 592, 604–605
 - Push–pull converter 592, 605–612
- Switching regulator 613–617
- Boost regulator 613, 615–616
 - Buck regulator 613–614
 - Buck-boost regulator (see inverting regulator)
 - Inverting regulator 613, 616–617
 - Step-down regulator (see buck regulator)
 - Step-up regulator (see boost regulator)
 - Three-terminal switching regulator 617
- Switching time constant – diode 38
- Symmetrical GTO thyristor 241
- ## T
- Tail current 629
- Testing – BJT 92–94
- TFD display (see thin film diode display)
- TFT display (see thin film transistor display)
- Thévenin's equivalent of an amplifier 634
- Thévenin's equivalent of an ideal opamp 635–636
- Thévenin's equivalent of an opamp 634–635
- Thermal noise (see Johnson noise)
- Thermal management – large signal amplifiers 417–418
- Thermal resistance – BJT 147
- Thermal runaway – BJT 146–152
- Thermal sensor 251, 252, 275–277
- Bolometer 251, 252, 275, 276

- Pyroelectric sensor 251, 252, 275, 276–277
- Thermocouple 251, 252, 275–276
- Thermopile 251, 252, 275–276
- Thermal shutdown – linear power supply 571
- Thermistor bolometer 276
- Thermocouple 251, 252, 275–276
- Thermoelectric cooler 418
- Thermopile 251, 252, 275–276
- Thin film diode display 288
- Thin film transistor display 288
- Third harmonic distortion 392
- Three-terminal linear regulator 577–582
 - As constant current source 578
 - Boosting current delivery capability 579–580
 - LM 117/217/317 577–579
 - LM 120XX/320 XX-series 577
 - LM 140XX/340XX-series 577
 - LM/MC 78XX-series 577–578
 - LM/MC 79XX-series 577–578
 - LM137/237/337 577–579
- Three-terminal switching regulator 617
- Threshold voltage – diode (see cut-in voltage–diode)
- Threshold voltage – FET 181
- Thyristor 215, 220–241
 - Applications 235–240
 - Current controllable devices 233–234
 - DIAC 215, 229–230
 - Gate-turn-OFF thyristor 241
 - GTO thyristor (see gate-turn OFF thyristor)
 - Parallel connection 234–235
 - Parameters 230–233
 - PNPN diode 215, 220–227
 - SBS (see silicon bilateral switch)
 - SCR (see silicon controlled rectifier)
 - Series connection 234
 - Silicon bilateral switch 211, 225
 - Silicon controlled rectifier 215, 227–229, 235–240
 - Silicon unilateral switch 211, 216
 - SUS (see silicon unilateral switch)
 - TRIAC 215, 229–230
- Thyristor – applications 235–240
 - AC power control 238
 - Bistable multivibrator 236
 - Crowbar protection 238–239
 - Full-wave controlled rectifier 236–237
 - Half-wave controlled rectifier 236, 237
 - Pulse generator 235
- Thyristor – parameters 230–233
 - Ampere squared seconds rating 231, 233
 - Breakover voltage 231, 232
 - Critical rate of rise of OFF-state voltage 231, 232
 - Critical rate of rise of ON-state current 231, 232
 - Holding current 231, 232
 - Holding voltage 231, 232
 - I^2t rating (see ampere squared seconds rating)
 - Latching current 231, 233
 - Non-repetitive peak reverse voltage 230, 231
 - Peak OFF-state voltage (see break-over voltage)
 - Repetitive peak OFF-state voltage 231, 232
 - Repetitive peak reverse voltage 230, 231
- Tickler coil 479
- Tickler oscillator (see Armstrong oscillator)
- Tilt amplifier 381–382
- Timer IC 555 535–540
 - Astable multivibrator 537, 538
 - Internal construction 535–537
 - Monostable multivibrator 537–540
- Total harmonic distortion 392
- Transconductance amplifier 423, 425
 - Equivalent circuit 425
 - Gain parameter 425
- Transconductance – BJT 361
- Transconductance – FET 178–179
- Transfer characteristics – JFET 170
- Transformer coupled amplifier 303–304
- Transformer coupled class A amplifier 393, 397–403
 - Advantages 397
 - Disadvantages 401
 - Efficiency 400
 - Output power 399–400
 - Variation of distortion with load 401
 - Variation of output-power with load 401
- Transformer coupled isolation opamp 646–647
- Transformer coupled push–pull class B amplifier 405, 406–410
 - Conversion efficiency 406–408
 - Crossover distortion 409
 - Harmonic distortion 409
- Transformer utilization factor 550, 551
- Transition capacitance – diode 37–38
- Transition region – PNP diode 222
- Transmissive LCD display 287, 288
- Transreflective LCD display 287, 288
- Transresistance amplifier 423, 424, 425
 - Equivalent circuit 424, 425
 - Gain parameter 424
- TRIAC 215, 229–230
- Triangular waveform generator 691
- Trivalent atom 11, 14–15
- TUF (see transformer utilization factor)
- Tunable diode (see varactor diode)
- Tuned class C amplifier 414
- Tunnel diode 51–53
- Twin-T oscillator 460, 469–471
 - Magnitude response 470–471
 - Phase response 470–471

U

- UJT (see unijunction transistor)
- Uncompensated opamp 638
- Unijunction transistor 215–220
 - Construction 216
 - Intrinsic stand-off ratio 216
 - Operational principle 217–218
 - Peak point 217, 218
 - Relaxation oscillator 218–219
 - Valley point 217, 218
- V – I characteristic curve 217–218
- Unity gain crossover frequency – opamp (see gain bandwidth product – opamp)
- Universal diode equation (see Shockley's diode equation)
- Untuned class C amplifier 414
- Upper cut-off frequency 304

V

- Vacuum photodiode 252, 273
- Vacuum triode 70
- Valence band 2
- Valence electron 1–2
- Valley point – UJT 217, 218
- Varactor diode 50–51
- Variable voltage capacitance diode (see varactor diode)
- Varicap (see varactor diode)
- VCO (see voltage-controlled oscillator)
- V – I characteristic – diode 29–31
 - Temperature dependence 30–31
- V – I characteristics – photodiode 262
- Virtual earth 652
- VMOS devices 205–206
- Voltage amplifier 423–424
 - Equivalent circuit 423–424
 - Voltage gain 423–424
- Voltage-controlled oscillator 493–494
 - Hartley oscillator 493, 494
- Voltage-follower 655–656
- Voltage regulator 50, 547, 548, 565–584, 613–617
 - Linear voltage regulator 548, 565–584
 - Switching regulator 613–617
- Voltage sampling 426, 427
- Voltage-divider bias with emitter-bias configuration 105, 115–124

- Advantages 119
- DC analysis 116–118
- Disadvantages 119
- Voltage-series feedback topology 434–439
 - Equivalent circuit 434, 435
 - Gain 434
 - Input resistance 434–435
 - Output resistance 435–436
 - Practical circuits 436–437
 - Schematic arrangement 434
- Voltage-shunt feedback topology 434, 440–443
 - Equivalent circuit 440
 - Gain 440
 - Input resistance 441
 - Output resistance 441
 - Practical circuits 441–442
 - Schematic arrangement 440
- Voltage-to-current converter 692–693

W

- Watt 246
- Wien bridge oscillator 460, 471–475
 - Basic oscillator 471–473
 - Distortion 473
 - Wien bridge oscillator with automatic gain control 474–475
 - Wien bridge oscillator with non-linear feedback 473
 - Wien bridge oscillator with non-linear resistor 473–474
- Window comparator 676

Z

- Zener diode 49–50
- Zero-crossing detector 672–673
 - Inverting zero-crossing detector 672–673
 - Non-inverting zero-crossing detector 672
- Wave shaping circuit 503
 - RC low-pass filter 503–509
 - RC high-pass filter 509–512
 - RL differentiator circuit 513–514
 - RL differentiator circuit 512–513
 - RL integrator circuit 512–513
 - Diode clipper circuit 514–520
 - Diode clamper circuit 520–527
 - Multivibrators 527–542

